

Ultra-low power cryogenic InP HEMT with minimum noise temperature of 1 K at 6 GHz

J. Schlee, G. Alestig, J. Halonen, A. Malmros, B. Nilsson, P. Å. Nilsson, J. P. Starski, N. Wadefalk, H. Zirath, J. Grahn

Abstract — We present in this report an InGaAs/InAlAs/InP high electron mobility transistor (InP HEMT) with record noise temperature at very low DC power dissipation. By minimizing parasitic contact and sheet resistances, and the gate current, a 130 nm gate length InP HEMT was optimized for cryogenic low noise operation. When integrated in a 4–8 GHz three-stage hybrid low noise amplifier operating at 10 K, a noise temperature of $1.2 \text{ K} \pm 1.3 \text{ K}$ at 5.2 GHz was measured. The gain of the amplifier across the entire band was 44 dB, consuming only 4.2 mW of DC power. The extracted minimum noise temperature of the InP HEMT was 1 K at 6 GHz.

Index Terms—Cryogenic, InGaAs/InAlAs/InP high electron mobility transistor, InP HEMT, low noise, low power

I. INTRODUCTION

THE best microwave noise performance is achieved with cryogenic low noise amplifiers (LNAs) based on InGaAs/InAlAs/InP high electron mobility transistors (InP HEMTs). However, reported progress in reducing noise has been slow the last decade. In [1], an average noise temperature of 1.8 K was reported for a 4–8 GHz LNA at 10 K. Such a low ambient temperature acts to strongly reduce the influence from noise sources in the InP HEMT, in particular channel noise and parasitic resistances. Normally, cryogenic LNAs are designed with InP HEMTs intended for room temperature operation. However, excellent noise performance at room temperature does not necessarily imply good noise performance at cryogenic temperature [2]. It would therefore be highly advantageous to tailor an InP HEMT technology for cryogenic operation.

In this letter we present InP HEMTs designed for cryogenic ultra-low-noise operation. The InP HEMTs have been integrated in a 4–8 GHz three-stage hybrid LNA operating at 10 K. The LNA demonstrated noise temperature and gain of 1.2 K and 44 dB, respectively, at an extremely low DC power dissipation of 4.2 mW. The average noise temperature was 1.6 K. The extracted minimum noise temperature T_{\min} of the InP HEMT was 1 K at 6 GHz. To our knowledge, this represents state-of-the-art for low noise amplification at very low power dissipation.

Manuscript received Jan 18, 2012. The authors are with the Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, SE 412 96 Göteborg, Sweden, (e-mail: schlee@chalmers.se)




Fig. 1. Cross sectional STEM image of gate region in a 130 nm InP HEMT.

II. DEVICE FABRICATION

The epitaxial structure consisted from top to bottom of 20 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ cap layer doped to a Si concentration of $5 \times 10^{19} \text{ cm}^{-3}$, 11 nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ barrier, $5 \times 10^{12} \text{ cm}^{-2}$ Si delta-doping, 3 nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ spacer, 15 nm $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ channel and 250 nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer. Hall measurements at room temperature of the structure with cap layer etched away demonstrated electron mobility and sheet carrier concentration of $11,400 \text{ cm}^2/\text{Vs}$ and $2.8 \times 10^{12} \text{ cm}^{-2}$ respectively. The source-drain distance was $1.2 \mu\text{m}$. A 300 nm wide gate recess was achieved with a succinic acid based solution. The gate length was 130 nm. PECVD passivation was performed at 270°C , resulting in a total Si_3N_4 thickness of 60 nm. A STEM image of the gate region, with marked epitaxial layers, is shown in Fig. 1. Compared to [3], the gate recess is relatively flat and wide.

Access resistances are key parameters in the optimization of low noise HEMTs [2]. Very low sheet resistance R_{sh} of $20 \Omega/\text{sq}$ at 4 K and $60 \Omega/\text{sq}$ at 300 K was obtained. Also very low ohmic contact resistance R_{c} , which was optimized using an annealed Au:Ge:Ni metal stack, only slightly increased from $0.03 \Omega\text{-mm}$ at room temperature to $0.04 \Omega\text{-mm}$ at 4 K. The resulting source and drain resistance R_{s} and R_{d} , respectively, was $0.13 \Omega\text{-mm}$ and $0.14 \Omega\text{-mm}$ at 4K, and $0.24 \Omega\text{-mm}$ and $0.26 \Omega\text{-mm}$ at 300 K. T-shaped gates enabled gate resistances of $130 \Omega/\text{mm}$ at 4 K and $320 \Omega/\text{mm}$ at 300 K.

III. ELECTRICAL CHARACTERIZATION

DC and RF characterization was performed at 4 K and 300 K in a cryogenic probe station. Typical drain current I_{d} for $2 \times 10 \mu\text{m}$ gate width devices are shown in Fig. 2. At 4 K, a kink is seen in the I–V characteristics at high I_{d} . Such behavior has been observed previously [4] when operating InP HEMTs




Fig. 2. Drain current of a $2 \times 10 \mu\text{m}$ gate width and 130-nm gate length InP HEMT at 300 K (dashed) and 4 K (solid) ambient temperature. V_{gs} measured from -0.3 V to 0.6 V in steps of 0.1 V.




Fig. 3. Extrinsic g_m versus I_d of a $2 \times 10 \mu\text{m}$ gate width and 130-nm gate length InP HEMT at 300 K (dashed) and 4 K (solid) ambient temperature. V_{ds} measured from 0.1 V to 1 V in steps of 0.1 V.




Fig. 4. $\sqrt{I_{ds}/g_m}$ versus I_d of a $2 \times 10 \mu\text{m}$ gate width and 130-nm gate length InP HEMT at 300 K (dashed) and 4 K (solid) ambient temperature. V_{ds} measured from 0.1 V (upper curve) to 1 V (lower curve) in steps of 0.1 V.

at elevated drain currents under cryogenic conditions. Since the optimal bias of low-noise operation for the HEMT is for low $I_d < 50 \text{ mA/mm}$, the kink phenomenon is far from the bias region of interest in this study. Maximum I_d at $V_{ds} = 1 \text{ V}$ of 1 A/mm at 4 K and 0.8 A/mm at 300 K was achieved.

A strong indicator for low noise performance in the InP HEMT is the response of DC transconductance g_m versus I_d [2]. This dependence is plotted in Fig. 3 which shows a very steep increase at low I_d . A g_m of more than 1 S/mm is observed for I_d of only 50 mA/mm at 4 K. Another way of highlighting the low-noise dependence of the InP HEMT is to plot $\sqrt{I_{ds}/g_m}$ versus I_d [2]. As seen in Fig. 4, the curves at 4 K

exhibit a clear minimum which corresponds to the bias point I_d of 15 mA/mm. At this bias, the lowest noise temperature is obtained for the InP HEMT. The minimum in Fig. 4 is relatively insensitive to V_{ds} pointing to low power dissipation of the HEMT under low noise operation.

At optimum low noise bias, the InP HEMT exhibited a very low gate current density of 20 nA/mm at 4 K and 200 nA/mm at 300 K. The high breakdown voltage (off-state defined as gate-to-drain voltage at $I_d = 1 \text{ mA/mm}$ in common source), measured to 6.5 V, in combination with the very low gate current, shows that the HEMTs operate far from impact ionization.

Since the InP HEMTs display extremely low noise under cryogenic conditions, direct noise parameter measurements are very difficult and unreliable. Therefore an indirect method using an LNA was applied [1]. $4 \times 50 \mu\text{m}$ InP HEMTs were integrated in a 3-stage hybrid 4-8 GHz LNA. The LNA was unconditionally stable at both 4 K and 300 K. Noise temperature for the LNA was measured at 10 K using a cold attenuator setup with a maximum uncertainty less than 1.3 K [5]. Repeatability of the measurement was better than 0.1 K.

The LNA noise temperature and gain as a function of frequency at 10 K for different bias points is shown in Fig. 5. At the optimum low noise bias ($V_{DD} = 0.45 \text{ V}$, $I_{DD} = 9.3 \text{ mA}$), a lowest noise temperature $T_{e,\text{min}}$ of 1.2 K was measured at 5.2 GHz. Across the 4-8 GHz band, the average noise temperature $T_{e,\text{avg}}$ was 1.6 K at the same bias point. Moreover, the average gain of the amplifier was 44 dB, with input and output return loss better than 15 dB, in the entire band. The total power consumption of the LNA at this bias was only 4.2 mW. When the LNA was biased for ultra-low power consumption of 0.33 mW ($V_{DD} = 0.1 \text{ V}$, $I_{DD} = 3.3 \text{ mA}$), the noise temperature and gain still exhibited numbers of 2.5-4.3 K and 27-34 dB, respectively. At room temperature, the measured LNA noise temperature was typically 25-30 K with a gain of 44 dB at a power consumption of 56 mW ($V_{DD} = 1.25 \text{ V}$, $I_{DD} = 45 \text{ mA}$). We present in Table I our results compared to previously published state-of-the-art $4 \times 50 \mu\text{m}$ InP HEMT LNAs operating at 10-15 K ambient temperature. The 4-8 GHz LNA using the InP HEMTs in this study exhibits a significantly lower $T_{e,\text{min}}$ and $T_{e,\text{avg}}$ than previously published results. Moreover, the gain per mW dissipated power is almost a factor of two higher than [6].

The uncertainty in the noise measurement is in the same range as the measured noise. To further validate the comparison, 100 nm gate length InP HEMTs with size $4 \times 50 \mu\text{m}$ used in [1] were benchmarked against the InP HEMTs in this study using the same 4-8 GHz LNA and identical measurement procedure. The average noise temperature was in this case 2.2 K with an average gain of 39 dB at optimum low noise bias ($V_{DD} = 0.6 \text{ V}$, $I_{DD} = 10 \text{ mA}$). Hence $0.6 \pm 0.1 \text{ K}$ better noise performance is obtained for the LNA based on the InP HEMTs in this study compared to the InP HEMTs used in [1].

To extract noise parameters of the InP HEMT, an equivalent small signal circuit of the transistor was made using measured S-parameters. By applying temperatures to all resistive elements in the transistor model [7], the noise temperature of the LNA could be simulated. By comparing these simulations with noise measurements in Fig. 5, an equivalent drain resistor temperature $T_d = 450 \text{ K}$ of the device was extracted.

TABLE I
DATA FOR STATE OF THE ART 4X50 μm INP HEMT LNAs AT 10-15 K

Ref.	Freq. (GHz)	$T_{e,\text{min}}$ (K)	$T_{e,\text{avg}}$ (K)	Gain/stage (dB)	Gain/power (dB/mW)
This work	4-8	1.2	1.6	14.7	10.5
[1]	4-8	1.4	1.8	13.5	2.5
[6]	4-8	3.1	3.5	13.5	6.8
[8]	4-12	3.3	4.5	11.3	-
[9]	4-12	2.7	3.5	13.7	1.7




Fig. 5. Noise temperature and gain at 10 K of a three stage hybrid 4–8 GHz LNA. The 3-stage amplifier was biased at $V_{DD} = 0.1$ V, $I_{DD} = 3.3$ mA (green dash-dot); $V_{DD} = 0.2$ V, $I_{DD} = 6$ mA (red long dash); $V_{DD} = 0.3$ V, $I_{DD} = 8$ mA (blue short dash) and optimum bias $V_{DD} = 0.45$ V, $I_{DD} = 9.3$ mA (black solid).




Fig. 6. Extracted T_{min} of a 4x50 μm InP HEMT exhibiting 20 nA/mm gate current at 10 K (blue solid) compared with the same device without gate current (black long dash) and with 0.5 $\mu\text{A}/\text{mm}$ gate current (red short dash). The InP HEMT was biased at $V_{\text{ds}} = 0.35$ V and $I_{\text{d}} = 3.1$ mA. Inset shows a comparison between simulated (red dashed) and measured (black solid) noise temperature and gain of the 3-stage LNA in Fig. 5 using the extracted transistor model.

All other resistors were set to ambient temperature. The gate current was modeled with a shot noise current source using the measured DC gate current. From this model, all InP HEMT noise parameters were calculated. The extracted T_{min} at 10 K, shown in Fig. 6, was 1 K at 6 GHz.

The outstanding low noise performance of the InP HEMT is believed to be a result of the optimized gate recess resulting in both low gate current and high transconductance at low drain current. In Fig. 6 the importance of low gate current is emphasized by showing two modeled InP HEMTs either with zero gate current or with a representative gate current of 0.5 $\mu\text{A}/\text{mm}$.

IV. CONCLUSIONS

Ultra-low-noise InP HEMTs with 130 nm gate length have been designed and fabricated for cryogenic temperature oper-

ation. When integrated in a 4–8 GHz 3-stage hybrid IF LNA, a noise temperature of $1.2 \text{ K} \pm 1.3 \text{ K}$ with an average gain of 44 dB and power dissipation of only 4.2 mW was measured at ambient temperature of 10 K. Extracted T_{min} of the InP HEMT was 1 K at 6 GHz.

REFERENCES

- [1] N. Wade Falk, A. Mellberg, I. Angelov, M. E. Barsky, S. Bui, E. Choumas, R. W. Grundbacher, E. L. Kollberg, R. Lai, N. Rorsman, P. Starski, J. Stenarson, D. C. Streit, and H. Zirath, "Cryogenic wide-band ultra-low-noise if amplifiers operating at ultra-low DC power," *IEEE Trans. Microwave Theory Tech.*, vol. 51, pp. 1705–1711, Jun. 2003.
- [2] M. W. Pospieszalski, "Extremely low-noise amplification with cryogenic FETs and HFETs: 1970–2004," *IEEE Microw. Mag.*, vol. 6, pp. 62–75, Sep. 2005.
- [3] Y. C. Chou, R. Grundbacher, D. Leung, R. Lai, Q. Kan, D. Eng, P. H. Liu, T. Block, and A. Oki, "Degradation mechanism and reliability improvement of InGaAs/InAlAs/InP HEMTs using new gate metal electrode technology," in *Proc. 17th IEEE IPRM Conf.*, May. 2005, pp. 223–226.
- [4] M. W. Pospieszalski, W. J. Lakatos, R. Lai, K. L. Tan, D. C. Streit, P. H. Liu, R. M. Dia, and J. Velebir, "Millimeter-wave, cryogenically-coolable amplifiers using AlInAs/GaInAs/InP HEMTs," in *1993 IEEE MTT-S Int. Microwave Symp. Dig.*, New York, NY, 1993, pp. 515–18.
- [5] J. L. Cano, N. Wade Falk, and J. D. Gallego-Puyol, "Ultra-Wideband Chip Attenuator for Precise Noise Measurements at Cryogenic Temperatures," *IEEE Trans. Microwave Theory Tech.*, vol. 58, pp. 2504–2510, Sep. 2010.
- [6] I. Lopez-Fernandez, J. D. Gallego, C. Diez, A. Barcia, and J. Martin-Pintado, "Wide band, ultra low noise cryogenic InP IF amplifiers for the Herschel mission radiometers," in *Proc. SPIE*, 2003, pp. 489–500.
- [7] M. W. Pospieszalski, "Modeling of noise parameters of MESFETs and MODFETs and their frequency and temperature dependence," *IEEE Trans. Microwave Theory Tech.*, vol. 37, pp. 1340–1350, 1989.
- [8] I. Malo, J. Gallego, C. Diez, I. López-Fernández, and C. Briso, "Improved Multi-octave 3 dB IF Hybrid for Radio Astronomy Cryogenic Receivers," in *Proc. 20th Int. Symp. Space Terahertz Tech.*, Charlottesville, VA, April. 20–22, 2009.
- [9] J. Pandian, L. Baker, G. Cortes, P. Goldsmith, A. Deshpande, R. Ganesan, J. Hagen, L. Locke, N. Wade Falk, and S. Weinreb, "Low-noise 6–8 GHz receiver," *IEEE Microw. Mag.*, vol. 7, pp. 74–84, Dec. 2006.