Copyright Notice

©2012 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

This document was downloaded from Chalmers Publication Library (http://publications.lib.chalmers.se/), where it is available in accordance with the IEEE PSPB Operations Manual, amended 19 Nov. 2010, Sec. 8.1.9 (http://www.ieee.org/documents/opsmanual.pdf)

(Article begins on next page)
Monolithic HBV-based 282 GHz Tripler with 31 mW Output Power

Josip Vukusic, Member, IEEE, Tomas Bryllert, Member, IEEE, Øistein Olsen, Member, IEEE, Johanna Hanning, Student Member, IEEE, and Jan Stake, Senior Member, IEEE

Abstract—We present a heterostructure barrier varactor multiplier at 282 GHz. The tripler chip was monolithically fabricated in the InGaAs/InAlAs material system on InP as carrier substrate and mounted in a fix-tuned, waveguide block. Standard rectangular waveguides WR-10/WR-3 connect the multiplier chip to the respective input/output of the waveguide block. Measurements produced 31 mW of output power and a minimum conversion loss of 11.6 dB (7% efficiency). The device dimensions and their electrical and thermal influence are also presented.

Index Terms—heterostructure barrier varactors, frequency multipliers, millimeter wave integrated circuits, indium phosphide

I. INTRODUCTION

The last two decades have seen an increasing demand for compact, room-temperature, medium and high power sources in the THz frequency window (0.1-10 THz). Emerging THz applications in radio-astronomy, biology/medicine, security imaging, process monitoring, wireless communication, radar and sensing are dependent on the availability of suitable THz sources. Electronic solid-state technology such as the Gunn diode, impact ionization avalanche transit time (IMPATT) and transistor amplifiers/oscillators provide sources from the low frequency side. Especially, recent advances in transistor-based MMIC amplifiers have resulted in watts/milliwatts of power at millimeter/submillimeter frequencies [1]. Meanwhile, this availability of high power amplifiers has facilitated state-of-the-art output powers reaching several tens of milliwatts at submillimeter waves using two-terminal, passive multipliers [2]. These multipliers use inherently nonlinear Schottky or heterostructure barrier varactor (HBV) [3] diodes to generate higher order harmonics from a low frequency signal. An output power of 27 mW at 296 GHz [4] has been reported for a Schottky tripler using a diamond bonded membrane. By exploiting four power-combined chips, 45 mW at 300 GHz has been achieved [2]. Fix-tuned HBV triplers have demonstrated 6.5 mW at 270 GHz, while 9.5 mW at 290 GHz has been accomplished using a mechanical tuner [5].

An advantage of using the HBV is its symmetrical/anti-symmetrical C-V/I-V, whereby even-order modes are suppressed and unbiased operation is possible. These attributes simplify the embedding circuitry and facilitate upconversion of the input frequency to higher harmonics [6]. Since the HBV is realized in semiconductor material it is possible to epitaxially grow the diode structure in repeated series and thereby scale the power handling for a single device. Also, by choosing a monolithic circuit approach [7], employing one single chip, the processing complexity is reduced as well as alleviating alignment and assembly.

Initially, this paper describes the design of the multiplier and exemplifies existing compromises at device level. This is then followed by a brief description of the fabrication process. We then account for how the RF measurements were conducted and present the measured results.

Fig. 1. Schematic of the two-mesa HBV device with material composition and critical design proportions marked.

II. DESIGN AND FABRICATION

The multiplier was designed at the device, circuit and waveguide level using commercial software such as 3-D electromagnetic and thermal solvers in conjunction with nonlinear circuit analysis.

At the device level the geometry parameters of the HBV were optimized to maximize the output power at the available input power. Fig. 1 shows noteworthy dimensions of the HBV device. Several of these parameters are compromises between...
properties such as series resistance, fabrication complexity, material quality, voltage handling, thermal management and capacitance. All of these factors influence the final performance in terms of multiplier output power. Table 1 lists the parameter values for this work and their affected properties. For example, increasing the number of grown barriers, \( N_{\text{bar}} \), will increase the maximum voltage that can be applied on a single mesa, but this also increases the series resistance and reduces the capacitance. In addition, since the bulk of the mesa consists of InGaAs, which has relatively poor thermal conductivity, a thick epitaxy will limit the power handling ability [8] due to thermally self-induced current leakage [9]. A method to avoid thick mesas is to use several mesas in series \( N_{\text{m}} \) [3] and thereby achieve a large number of total barriers whilst growing a thin epitaxy. This limit on the epitaxy also concerns the InGaAs buffer layer thickness \( t_b \) that connects the mesas. On the other hand, an overly thin buffer layer would increase the total series resistance and thus degrade efficiency [10].

The thermal resistance and electrical impedance of the HBV diode was assessed using 3-D FEM simulations (COMSOL Multiphysics) and experimental extraction through DC and S-parameter measurements.

The optimal embedding impedances at the pump frequency (94 GHz) as well as at the output frequency (282 GHz) were evaluated using harmonic balance (HB) simulations in the Agilent ADS circuit simulator. This also included electrothermal HB simulations [12] to optimize the HBV diode area and layout in terms of output power considering the budgeted input power.

The surrounding micro-strip circuitry was designed using an electromagnetic solver (Ansys HFSS) at the aforementioned frequencies. A micrograph of the monolithic circuit is shown in the lower inset of Fig. 2. The different waveguide elements consist of input and output waveguide-probe transitions and matching micro-strip circuitry. S-parameters were exported from this solver back to the HB simulations to ensure self-consistency. The enclosing waveguide pathways and waveguide block were also designed using HFSS with a standard rectangular waveguide input/output of WR-10/WR-3.

### Table I

**HBV DEVICE DIMENSIONS**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Description</th>
<th>Affected property</th>
</tr>
</thead>
<tbody>
<tr>
<td>( N_{\text{bar}} )</td>
<td>3</td>
<td>Number of barriers</td>
<td>maximum voltage capacitance, series resistance, thermal resistance</td>
</tr>
<tr>
<td>( t_{\text{bar}} )</td>
<td>13 nm</td>
<td>Barrier thickness</td>
<td>maximum voltage leakage current [11] capacitance</td>
</tr>
<tr>
<td>( t_{\text{mod}} )</td>
<td>250 nm</td>
<td>Modulation layer thickness</td>
<td>series resistance maximum voltage</td>
</tr>
<tr>
<td>( N_{\text{dop}} )</td>
<td>( 10^{17} ) cm(^{-3} )</td>
<td>Modulation layer doping</td>
<td>series resistance maximum voltage</td>
</tr>
<tr>
<td>( N_{\text{m}} )</td>
<td>2</td>
<td>Number of mesas in series</td>
<td>maximum voltage capacitance, series resistance, thermal resistance</td>
</tr>
<tr>
<td>( L_{\text{m, sep}} )</td>
<td>3 ( \mu ) m</td>
<td>Mesa separation</td>
<td>series resistance</td>
</tr>
<tr>
<td>( W_p/L_m )</td>
<td>3.3</td>
<td>Mesa aspect ratio</td>
<td>series resistance, thermal resistance</td>
</tr>
<tr>
<td>( W_p \times L_m )</td>
<td>160 ( \mu ) m(^2 )</td>
<td>Mesa area</td>
<td>power handling capacitance, series resistance, thermal resistance</td>
</tr>
<tr>
<td>( t_b )</td>
<td>1 ( \mu ) m</td>
<td>Buffer layer thickness</td>
<td>series resistance, thermal resistance</td>
</tr>
</tbody>
</table>

The HBV 3-barrier structure was MBE grown (molecular beam epitaxy) in the material system InP/InAlAs/InGaAs. Table 2 presents the material structure of the three-barrier HBV epitaxy, where layer numbers 3-8 were repeated three times. A maximum capacitance of \( C_0 = 2.6 \) fF/\( \mu \)m\(^2 \) and breakdown voltage of over 6 V per barrier was measured. The fabrication of the HBV MMICs is based on standard III-V processing that was developed for discrete devices [13],[3], with an additional electro-plating step to include the circuit on the InP substrate. The wafer was sawed and lapped into
1700x310x30 μm multiplier circuit chips as featured in the lower inset of Fig. 2. These chips were mounted in a waveguide block, as shown in the top inset of Fig. 2, which is split in the plane of the propagation direction of the rectangular waveguides. The block dimensions are 18x20x6 mm.

Fig. 3. Output power and conversion loss at 282 GHz versus input power for the HBV tripler.

Fig. 4. Frequency sweep at constant input powers (17-27 dBm, 1 dB increments) versus output frequency for the HBV tripler.

III. RESULTS

Evaluation of the assembled multiplier block was done using the setup shown in Fig. 2. An Agilent RF-generator (15.67 GHz) feeding a x6 frequency extender was used as pumping source. This is followed by an attenuator, which is used to control the 94 GHz input into a Quinstar QPN-94023025 1 W amplifier biased at 5 V and typically 5 A. At the output of the amplifier an isolator is placed to avoid back reflected power, connecting a 10 dB coupler. This coupler is used to monitor the power into the multiplier concurrently using an Agilent W8486A power sensor, thereby avoiding erroneous measurements due to amplifier gain drift between calibrations. The coupler output is connected to the input of the multiplier block. An Erickson PM4 detector is connected to the multiplier output to measure the 282 GHz signal.

We can see in the power sweep of Fig. 3 that the maximum output power is 14.9 dBm (31 mW) at 27 dBm (500 mW) input power. A minimum conversion loss of 11.6 dB (7% efficiency) is attained at 25 dBm (316 mW) input power. In Fig. 4 we have plotted frequency sweeps at different input power levels from 17 to 27 dBm with a peak output power at 282 GHz.

IV. CONCLUSIONS

The design, fabrication and characterization of a monolithic HBV tripler at 282 GHz has been presented. A maximum output power of 31 mW was measured for the multiplier. This is a clear improvement for HBVs at these frequencies and comparable to the performance of Schottky based multipliers. These results are limited by the available input power and could provide a high power stepping-stone for THz multiplication.

REFERENCES