Electro-Thermal Model for Multi-Anode Schottky Diode Multipliers

Aik Yean Tang, Student Member, IEEE, Erich Schlecht, Member, IEEE, Robert Lin, Goutam Chattopadhyay, Fellow, IEEE, Choonsup Lee, John Gill, Imran Mehdi, Fellow, IEEE, and Jan Stake, Senior Member, IEEE

Abstract—We present a self-consistent electro-thermal model for multi-anode Schottky diode multiplier circuits. The thermal model is developed for an \( n \)-anode multiplier via a thermal resistance matrix approach. The non-linear temperature responses of the material are taken into consideration by using a linear temperature-dependent approximation for the thermal resistance. The electro-thermal model is capable of predicting the hot spot temperature, providing useful information for circuit reliability study as well as high power circuit design and optimization. Examples of the circuit analysis incorporating the electro-thermal model for a substrateless- and a membrane-based multiplier circuits, operating up to 200 GHz, are demonstrated. Compared to simulations without thermal model, the simulations with electro-thermal model agree better with the measurement results. For the substrateless multiplier, the error between the simulated and measured peak output power is reduced from \( \sim 13 \% \) to \( \sim 4 \% \) by including the thermal effect.

Index Terms—Electro-thermal model, Gallium Arsenide, high power submillimeter-wave generation, self-heating, thermal analysis, frequency multiplier, Schottky diodes.

I. INTRODUCTION

Planar Schottky diode based frequency multipliers have been demonstrated to be promising compact and reliable sources for terahertz (THz) applications [1-3]. These terahertz applications include radio astronomy, astrophysics and earth observation applications [4-6], as well as imaging and general sensing applications [7-9]. To-date, the output power of Schottky diode based multiplier chains are in the micro-watt range for operating frequencies beyond 1 THz. For future THz science applications, this output power range is not sufficient. This generates a technological need to improve and optimize the current multiplier design towards delivering a higher output power.

At present, the initial stage of a THz multiplier chain is pumped with input power of a few hundred of milli-watts at W-band (75 GHz – 110 GHz) [5]. Intuitively, the goal of achieving a higher multiplier output power in the THz range can be realized by increasing the input power at the initial stage of the multiplier chain. Recent technological advancement in power amplifier developments has demonstrated the capability of providing power in the 1-Watt range at W-band [10]. This makes it possible to drive the initial multiplier stage at such high power. However, several phenomena that can reduce efficiency at high power, such as current saturation [11] and thermal effects [12], have been observed in varactor multipliers. Today, the major concern is the power handling capability of the multiplier chip, where the diodes degrade in performance or fail in operation due to excessive heat in the chip. This is particularly severe for multiplier chips based on Gallium Arsenide (GaAs), which has a relatively poor thermal conductivity. The chip heat sinking capability becomes worse at higher frequencies due to a smaller size of the chip geometry and the device area.

The thermal management issue has become an important aspect in the multiplier design for high power THz applications. A diode model incorporating the thermal effects on the electrical performance is needed during the circuit design stage. To-date, reports on thermal analysis and electro-thermal modeling of transistors [13-19] are abundant. Similar effort has also been performed on diodes, such as the heterostructure barrier varactor (HBV) [20-22] and transferred electron devices (TED) [23].

For planar Schottky diodes, the electrical properties can be modeled via physics-based [24],[25] or equivalent circuit based [26],[27] approach. From the thermal perspective, a 2D heat flow model for a hybrid multiplier circuit [28] and a ‘series-resistor’ thermal model for the substrateless multiplier chip [12] have been presented. A systematic 3D thermal analysis on the Schottky diode based multipliers has also been reported recently [29]. However, these models are not coupled to the electrical model for self-consistent analysis. Thus, these models are limited to calculations of the junction temperatures by assuming a constant power dissipation level. In other words, a model which is capable of providing a
quantitative estimate of the thermal effects on the electrical performance of the diode multiplier chip is not available.

The objective of this work is to develop a practical engineering approach to optimize high power THz diodes simultaneously from both the electrical and thermal perspectives. We propose a self-consistent electro-thermal diode model, for which temperature-dependent electrical parameters are updated as a function of dissipated power in each individual diode.

In this paper, layouts of the Schottky diode multiplier chips to be discussed are presented in Section II. The electro-thermal model for multipliers with \( n \)-number of anodes is then elaborated in Section III. In this model, the thermal resistance \( (R_{th}) \) network is mathematically presented as an \( n \times n \) matrix. This thermal resistance matrix is extracted by solving the heat equation for a given multiplier geometry and material properties, using the 3-D finite element method (FEM). Finally, Section IV demonstrates the implementation of the electro-thermal model in circuit analysis, where harmonic-balance (HB) analyses are performed on both the substrateless- and membrane-based frequency doubler. Effects of the chip thermal characteristics on the electrical performance are discussed. The simulation result shows a better agreement with the measurement result when the thermal effects are included. This indicates the importance of implementing the self-consistent electro-thermal model for the circuit design and optimization.

II. THE SCHOTTKY DIODE CHIP LAYOUT

To-date, two novel techniques for fabricating Schottky diode based multiplier chips used in the THz multiplier chain have been developed by the Jet Propulsion Laboratory (JPL), i.e. the substrateless and the monolithic membrane diode (MOMED) technologies [4],[5].

In this work, the electro-thermal model is built based on and verified by the JPL multiplier chips, as shown in Figure 1 and Figure 2. These multipliers are designed for frequency doubling operation up to 200 GHz, using a balanced architecture. The multiplier chips are seated in the waveguide channel by clamping the supporting beam leads to the waveguide wall. The input signal is coupled directly to the diodes, whereas the output signal from the diodes is coupled to the output waveguide, through the RF matching circuit and waveguide channel.

For the substrateless multiplier, the GaAs substrate underneath the RF matching circuit is removed, leaving a 50 \( \mu \)m thick GaAs frame for supporting the diodes. For the membrane multiplier chip, the GaAs substrate is remained under the diodes and matching circuit. However, the thickness of GaAs substrate is reduced to 5 \( \mu \)m for this chip. Thus, a comparison between the performances of both multipliers is essential to reveal the effect of excess heating on the electrical performance.

Although the electro-thermal model development is based on the 6-anode multiplier chip, the validity of this model is not restricted to this specific number of anodes on the multiplier chip. Similar methodology can be used to analyze general multiplier chips with a variable number of anodes as well as other chip layouts such as Schottky diode mixer chips and microstrip based monolithic microwave integrated circuits (MMICs).

![Figure 1: Top view of the multiplier chip mounted in a half-waveguide split block](image)

III. THE ELECTRO-THERMAL MODEL

For frequency multiplication applications, the Schottky diodes are reverse-biased and operating as varactors [30]. Heat generation normally occurs within diode junction areas, elevating the local junction temperatures and thus modifying the temperature-dependent electrical parameters of the diode. The amount of generated heat is dynamic, depending on the high frequency input power, DC bias and current densities. The heat is then dissipated through various cooling mechanisms, such as conduction, convection and radiation.

The combined effectiveness of the cooling mechanisms is characterized by the local junction temperature elevation. In this work, only the conductive cooling mechanism is considered and the other cooling mechanisms are assumed to be negligible. Moreover, the potential uneven heat-flux distribution within the chip due to high frequency current-crowding phenomena, i.e. the skin and proximity effects [31], are not taken into account. This assumption is made considering that the electrical current conduction flows through a much smaller volume of material than the thermal...
conduction. Thus, the heat flow path is determined by the physical geometry and material properties of the chip.

A. The Single Diode Electro-Thermal Model

Figure 3 presents a self-consistent electro-thermal model for a single diode, showing the interaction between the electrical and thermal model. The electrical model provides the generated heat power to the thermal model in the form of instantaneous anode junction voltage and current \( V(t) \) and \( I(t) \). The thermal model then calculates and updates the electrical model with the local junction temperature \( T^\text{anode} \).

In the electrical model, the diode is modeled with a current-source, \( I_d \), a charge source, \( Q_d \), and a series resistance, \( R_s \). Temperature-dependent electrical parameters are entered to the model via analytical expressions. Using an electrical analogy approach in the thermal model, the instantaneous heat power to be dissipated \( (P^\text{dis}) \) is modeled as a current source, whereas the heat flow path is presented as a parallel connection of a thermal resistor \( (R_{th}) \) and a thermal capacitor \( (C_{th}) \).

For multiplier applications at hundreds of gigahertz (GHz), the thermal time-constant \( (\tau_{th}) \) for the multiplier chip can be assumed to be much longer (i.e., in tens of milli-second range) than the period of diode operating frequency [29]. Thus, the temperatures can be assumed to be time-independent (steady-state) for a specific power dissipation level. The anode temperature is then calculated using (1), with the stationary dissipated power defined as a voltage-current multiplication.

\[
T^\text{anode} - T_0 = R_{th}(T^\text{anode}) \times P^\text{dis}
\]  

(1)

Due to the non-linear material thermal conductivity, the thermal resistance is explicitly power dissipation level dependent. This non-linear system can be solved by approximating the thermal resistance, as a temperature-dependent function, using Taylor series. By performing a Taylor expansion around the ambient temperature \( (T_0) \) and only taking into consideration the linear term, the thermal resistance is approximated as (2). This approach of temperature-dependent thermal resistance treatment is proposed in the transistor electro-thermal model [14],[15].

\[
R_{th}(T^\text{anode}) \approx R_{th}(T_0) + \frac{\partial R_{th}}{\partial T^\text{anode}} \left( T^\text{anode} - T_0 \right)
\]  

(2)

Based on this single diode electro-thermal model, the model is then further extended to the multi-anode case.

B. The Multi-Anode Thermal Network

For the multi-anode thermal network, the thermal interactions between anodes must be considered. As shown in Figure 4, the thermal interactions between anodes are modeled as the thermal coupling network \( (R_{an}^a) \) and the self-heating effects are modeled as the thermal resistances connected to the anodes \( (R_{an}^\text{anode}) \). The heat sink or ambient temperature is modeled as \( T_0 \), and each anode temperature can be calculated using (3).

\[
\Delta T = T^\text{anode} - T_0 = R_{an}(T^\text{anode}) \times P^\text{dis}
\]  

(3)

where \( \Delta T \) and \( P^\text{dis} \) are \( n \times 1 \) matrices, and \( R_{an}(T^\text{anode}) \) is a \( n \times n \) matrix. The matrix representation of thermal resistance for junction temperature calculation is similar to that proposed for multi-finger transistors [14]. With the \( n \times 1 \) \( P^\text{dis} \) matrix, the model is not limited to the case of equal heat power loading for all the anodes. Analysis of unequal heat power loading between anodes and potential thermal runaway cases are possible.

Analogously to the electrical circuit analysis, the \( n \)-port thermal network can be developed using the nodal analysis method. In this development, the thermal coupling network in the overall \( n \)-port thermal network is first formulated in the thermal coupling admittance matrix, \( G_{an}^a(T) \), written as (4).

The thermal coupling resistance matrix, \( R_{an}^a(T) \), is then derived from the admittance matrix. Lastly, the self-heating thermal resistances are included in the final thermal resistance matrix, as in (6).

\[
G_{an}^a(T) = \left[ G_{an}^{ai}(T) \right]
\]  

(4)

\[
G_{an}^{ai}(T) = G_{an}^{ai-1}(T) + G_{an}^{ai}(T) \quad \text{for } i = j
\]

\[
= -G_{an}^j(T) \quad \text{when } j = i + 1
\]

\[
= -G_{an}^i(T) \quad \text{when } j = i - 1
\]

\[
= 0 \quad \text{when } i < j - 1 \text{ or } j > i + 1
\]
\[
R_{th}^s(T) = \left[R_{hi}^s(T)\right]^{-1} = \left[G_{hi}^s(T)\right]^{-1}
\]

(5)

\[
R_{hi}^s(T) = R_{hi}^{aneode}(T) + R_{hi}^s(T) \quad \text{for } i = j
\]

(6)

\[
R_{hi}^s(T) = R_{hi}^s(T) \quad i \neq j
\]

In the multi-anode thermal model, the temperature dependency of the thermal resistance elements are addressed similar to the single anode thermal model, using the Taylor expansion approximation. By assuming negligible effects of the cross terms and high order terms in the Taylor series, the temperature dependency of the thermal resistance elements can be expressed as (7).

\[
R_{th}^s(T_{aneode}) \approx R_{th}^s(T_0) + \frac{\partial R_{th}^s(T_0)}{\partial T_{aneode}} (T_{aneode} - T_0)
\]

(7)

C. The Thermal Resistance Matrix Extraction

In this work, the \( n \times n \) thermal resistance matrix is extracted from FEM simulations using the Ansys Mechanical Simulation tool [32]. The multiplier chip 3-D layout is entered into the program and the heat flow equation is solved with appropriate thermal boundary conditions and material properties. By only considering the stationary state and conduction heat flow, the heat flow equation is simplified to the Fourier’s heat law, as stated in (8).

\[
\vec{q} = -\kappa(T)\vec{\nabla}T
\]

(8)

where \( \vec{q} \) is the heat flux, \( \kappa(T) \) is the temperature-dependent thermal conductivity and \( \vec{\nabla}T \) is the temperature gradient. The power dissipation in each anode is treated as a heat source and losses through the series resistance are neglected and thus not included in the simulation. Further details on the FEM thermal simulation procedure are reported in [29]. With the above mentioned configurations, the following procedure is then performed:

i. Estimation of a reasonable power dissipation range, i.e. with the hot spot temperature kept below 500K, by applying an equal heat source on all of the anodes simultaneously in the 3D FEM simulations.

ii. Calculation of the thermal resistance elements, using (10), by performing a sequence of 3D FEM simulations for several heat source power levels.

\[
R_{th}^s(T_{aneode}) = \frac{T_{aneode}-T_0}{P_{dis}} \left| R^{aneode}_{k,j} \right|
\]

(10)

iii. Extraction of the ambient temperature thermal resistance and temperature-dependent term, as defined in (7), through a series of curve-fitting procedures on the thermal resistance elements calculated from (ii).

iv. Calculation of the anode junction temperatures using (3) with the thermal resistance matrix extracted from (iii).

v. Comparison of the temperatures simulated from (i) and those calculated from (iv) for a range of specific power dissipation levels.

Examples of the formulation and implementation of the self-consistent electro-thermal model in circuit analysis are shown in Section IV.

IV. EXAMPLE OF CIRCUIT ANALYSIS IMPLEMENTATION

This section shows an example of a harmonic balance analysis of a 6-anode 200 GHz frequency doubler chip using the developed self-consistent electro-thermal model. In this example, the electro-thermal model is implemented using the symbolically defined device (SDD) component available in the Agilent Design System (ADS) microwave circuit simulator [34].

A. The Schottky Diode Varactor Electrical Model

The electrical model of a Schottky diode varactor is shown in Figure 3. For the SDD component implementation, the voltage-dependent current source, voltage-dependent charge source and losses through the series resistance are specified similarly to those in the generic diode model in ADS [34].

The varactor diode electrical and device parameters for the frequency doubler chip are summarized in TABLE I.

<table>
<thead>
<tr>
<th>TABLE I: DIODE ELECTRICAL AND DEVICE PARAMETERS AT 300 K</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>Thermal voltage (mV)</td>
</tr>
<tr>
<td>Diode ideality factor</td>
</tr>
<tr>
<td>Reverse saturation current (A)</td>
</tr>
<tr>
<td>Zero-biased junction capacitance (( \text{F} ))</td>
</tr>
<tr>
<td>Forward-biased depletion capacitance coefficient</td>
</tr>
<tr>
<td>Barrier height (eV)</td>
</tr>
<tr>
<td>Series resistance (( \Omega ))</td>
</tr>
<tr>
<td>Anode contact area (( \mu m^2 ))</td>
</tr>
<tr>
<td>Epilayer doping concentration (( cm^{-3} ))</td>
</tr>
</tbody>
</table>
In general, several electrical device parameters are dependent on the anode junction temperature. For the operating condition in this example, the analyzed temperature-dependent electrical parameters are limited to $V_T$, $I_s$, and $R_s$ as stated in (11) to (13). Other temperature-dependent electrical parameters can be entered to the model if required.

\[ V_s(T) \propto T \tag{11} \]

\[ I_s(T) \propto T^2 \times \exp\left(\frac{-\phi}{V_T}\right) \tag{12} \]

\[ R_s(T) = R_{ep}(T) + R_{spreading}(T) + R_{contact} + R_{finger} \]

\[ \approx \chi R_s(T) + (1 - \chi)R_s \]

\[ \approx \chi R_s(T = 300 K) \times \left(\frac{T}{300 K}\right)^{0.89} + (1 - \chi)R_s \tag{13} \]

For the planar diode, the series resistance is comprised of several resistive components, as in (13). Among these components, the ohmic contact resistance ($R_{contact}$) and air-bridge finger resistance ($R_{finger}$) are assumed to be temperature independent. Only the epi-layer resistance ($R_{ep}$) and spreading resistance ($R_{spreading}$) are temperature-dependent. In this work, it is assumed that the temperature-dependent part of the epi-layer resistance is similar to that of the spreading resistance. The temperature-dependent resistance proportions, $\chi$, are approximately 40% and 30% of the total series resistance for the substrateless multiplier chip and membrane multiplier chip, respectively. The temperature-dependent empirical low-field mobility model developed by M. Sotoodeh [35] is used to scale the temperature-dependent series resistance. For a temperature range within 300 K to 500 K, which is generally a reasonable device operation range, the series resistance exhibits temperature dependency as in (13).

**B. The Frequency Doubler Chip Thermal Model**

In order to extract the thermal resistance matrix, the procedure presented in Section III.C is performed. For a 6-anode multiplier chip, the order of the thermal resistance matrix required for analysis is six. For a thorough thermal investigation, including thermal run-away study, a 6 x 6 thermal resistance matrix is required. However, for a normal multiplier operation, the power dissipation and temperature at anode $i$ is assumed to be the same as those at anode $(n+1-i)$, due to the symmetry property of the balanced topology (see Figure 2). Thus, the thermal resistance matrix can be simplified to a 3 x 3 thermal resistance matrix.

**1) The Reasonable Operating Power Range**

The reasonable range of operating power levels for both multipliers is estimated by performing FEM simulations with equal power dissipation levels on all the anodes. Due to the chip symmetry property, it is sufficient to solve the 3D FEM heat equation in half of the chip domain. In this analysis, the maximum reasonable power dissipation level is estimated to be approximately 30 and 12 mW per anode for the substrateless multiplier chip and membrane multiplier chip, respectively.

**2) The Thermal Resistance Matrix Elements**

Upon identifying the power dissipation range, the thermal resistance elements are calculated from a sequence of single heat source FEM simulations, as described in step (ii), for several power levels. Due to the symmetry in the FEM simulations, the extracted thermal resistance elements represent the resistance as if the sources at anode $i$ and anode $(n+1-i)$ are turned on at the same time.

The thermal resistance elements, calculated as a function of power dissipation level, are then analyzed as a function of anode temperature. The thermal resistances at ambient temperature and the temperature-dependent coefficients, as stated in (7), are then extracted through a linear curve-fitting procedure. Figure 5 shows the temperature dependencies of the diagonal thermal resistance elements for both multiplier chips as well as the corresponding fitted curves. The extractions show good agreements using the linear temperature-dependent thermal resistance approximations. The extracted thermal resistance matrices for the substrateless and membrane multiplier chip are written in (14) and (15), respectively.

![Figure 5](image)

\[ R_{th}[\mathbf{T}^{\text{sub}}] = \begin{bmatrix} 2100+3.3 T_{\text{anode}_1^{\text{300}}} & 1100+1.6 T_{\text{anode}_1^{\text{300}}} & 1100+1.4 T_{\text{anode}_3^{\text{300}}} \\ 1000+1.4 T_{\text{anode}_2^{\text{300}}} & 2300+3.7 T_{\text{anode}_2^{\text{300}}} & 1300+2.1 T_{\text{anode}_2^{\text{300}}} \\ 1000+1.4 T_{\text{anode}_3^{\text{300}}} & 1300+2.1 T_{\text{anode}_3^{\text{300}}} & 2600+4.2 T_{\text{anode}_3^{\text{300}}} \end{bmatrix} \]

\[ R_{th}[\mathbf{T}^{\text{mem}}] = \begin{bmatrix} 3400+5.8 T_{\text{anode}_1^{\text{300}}} & 2500+3.3 T_{\text{anode}_1^{\text{300}}} & 2400+3.0 T_{\text{anode}_1^{\text{300}}} \\ 2400+2.9 T_{\text{anode}_2^{\text{300}}} & 4700+7.8 T_{\text{anode}_2^{\text{300}}} & 3600+5.7 T_{\text{anode}_2^{\text{300}}} \\ 2300+2.6 T_{\text{anode}_3^{\text{300}}} & 3500+5.6 T_{\text{anode}_3^{\text{300}}} & 5600+9.2 T_{\text{anode}_3^{\text{300}}} \end{bmatrix} \]

\[ \mathbf{T}_{\text{th}}^{\text{sub}} \text{ for substrateless multiplier chip} \]

\[ \mathbf{T}_{\text{th}}^{\text{mem}} \text{ for membrane multiplier chip} \]
3) The Thermal Model Verification

For model verification, the anode junction temperatures with equal power, up to the maximum reasonable power dissipation level, on all the anodes are calculated using (3). These calculated temperatures are then compared to those acquired from FEM simulations. The result shows a good agreement of the anode temperatures acquired from both methods (see Figure 6). This indicates that the temperature-dependent thermal resistance, by only considering Taylor series expression up to first order term, is adequate in solving the non-linear problem for both multipliers.

![Figure 6](image)

Figure 6 Comparisons of the anode temperatures calculated using the temperature-dependent thermal resistance matrix multiplication method and FEM simulation. The markers show the FEM simulated temperatures, whereas the solid lines show the corresponding calculated temperatures.

C. The Harmonic Balance Simulation

For the harmonic balance simulation, the RF input power is swept from 0 mW to 180 mW at the pumping frequency of 99.5 GHz for the substrateless multiplier and 90 GHz for the membrane multiplier. The DC bias voltage is optimized for each RF power level in the electrical model. A similar optimized bias voltage is then applied in the electro-thermal simulation. Since the thermal time constant is much larger than one cycle of the input frequency, a thermal capacitance of 1 nW*s/K is added in parallel to all the thermal resistance elements in the model.

The analysis includes frequency harmonics up to the 8th order of the fundamental frequency. The input and output frequency matching circuits are implemented using scattering parameters (S-parameters), which are acquired from 3D FEM full wave simulations. Harmonics at higher frequencies are shorted to ground. For the substrateless multiplier, the input and output waveguide losses are 0.3 dB and 0.1 dB, respectively. On the other hand, both the input and output waveguides are simulated with losses of 0.1 dB for the membrane multiplier. Conductor losses for the matching circuits are taken into account in the 3D EM simulation.

Figure 7 shows the predicted temperatures of each anode as a function of RF input power for both multipliers, where the hot spots are identified to be at anode 3. Comparing with the substrateless multiplier, the rise in temperature is more significant for the membrane multiplier, as the consequence of a thinner GaAs substrate. For an RF input power of 100 mW, a temperature-rise of 43 K and 120 K is predicted for the substrateless and membrane multiplier, respectively.

![Figure 7](image)

Figure 7 The estimated anode junction temperatures as a function of the RF input power.

A comparison of the circuit electrical performance, with and without thermal model, is shown in Figure 8. Benchmarking the simulation result with the measurement result shows that a better agreement is achieved by taking into consideration of the thermal effect. The result shows that the thermal effect is negligible for a lower input power range, e.g., 40 mW. There is no significant difference in the simulation results with and without the thermal model. For input power beyond 40 mW, the result shows that the electro-thermal model provides a better estimate of the multiplier performance.

For the substrateless multiplier, a very good agreement between the measurement and electro-thermal simulation result is achieved. For an input power of 150 mW, the measured output power is 34.5 mW. The error in output power estimation is ~ 4 % and ~ 13 % for the electro-thermal model and electrical model, respectively. Compared to the substrateless multiplier analysis, the membrane multiplier analysis shows more discrepancy between the simulated and measured circuit performance. For the electro-thermal model, the overestimation of the output power is ~ 17 % for the case of a 100 mW input power. This discrepancy can be attributed to the underestimated thermal resistance of the membrane multiplier.

Without considering the thermal effect, the electrical performance of the membrane multiplier is expected to be better than the substrateless multiplier. The maximum conversion efficiency is predicted to be 27% at an input power of 110 mW for the membrane multiplier, and 26% at an input power of 130 mW for the substrateless multiplier. However, due to a more significant thermal effect on the membrane multiplier, the maximum efficiency is reduced to 23% and the RF input power for peak efficiency is down-shifted to 90 mW.

Figure 8 (c) and (d) shows the instantaneous current-voltage (I(t)–V(t)) characteristic for the hottest diode, i.e. diode 3. The thermal effect on the current-voltage characteristic is also illustrated in this figure. For a RF input power of 150 mW, the diode currents in both multipliers
are less than 120 mA. The current saturations due to electron velocity saturation effect [11] are calculated to be approximately 180 mA and 280 mA for the substrateless and membrane multiplier, respectively. The peak calculated current for the substrateless multiplier is 104 mA and the peak calculated velocity is $\sim 12 \times 10^6$ cm/s. Thus, it can be concluded that the multiplier performance is not limited by the current saturation effect up to the input power of 150 mW.

This analysis reveals the impact of the thermal management on the electrical performance for high power applications. Thus, the self-consistent electro-thermal model is an essential tool for circuit analysis towards optimizing the chip design from both electrical and thermal aspects.

V. CONCLUSION

In this work, we have developed a self-consistent electro-thermal model for a multi-anode Schottky-based multiplier chip. The methodology and implementation of the model presented is straightforward and yet effective to incorporate the nontrivial thermal effects on the electrical performance. The incorporation of this model in the circuit analysis is beneficial for multiplier chip design and further design optimization.

Although the electro-thermal model is developed for the steady-state cases (i.e. continuous wave applications) of high frequency Schottky diode operations, the model can be further extended to pulsed-RF applications. For applications where the diode operating period is comparable to the thermal time-constant, a similar model can be implemented by incorporation of proper thermal capacitances in the thermal network. In addition, the model can also be extended to cover diode chip topologies required for array receivers.

ACKNOWLEDGMENT

The authors would like to thank Prof. E. Kollberg, Dr. J. Vukusic, Dr. T. Bryllert, Johanna Hanning (Chalmers University of Technology) for discussions and feedbacks.

REFERENCES


[32] ANSYS Mechanical, ANSYS Inc. Southpointe, 275 Technology Drive, Canonsburg, PA 15317, USA.


[34] Advanced Design System 2009, Agilent Technologies, 395, CA 94304 USA.


Aik Yean Tang (S’09) was born in Kedah, Malaysia. She received the B.Eng. degree in electrical-electronics engineering (honors) from the University Technology Malaysia, Johor Bahru, Malaysia in 2002. She then received the M.Eng. degree in nanoscience and nanotechnology and the M.Sc. degree in nanoscale science and technology from Katholieke Universiteit Leuven, Leuven, Belgium and Chalmers University of Technology, Göteborg, Sweden, respectively, in 2008. She is currently working towards the Ph.D. degree in the Department of Microtechnology and Nanoscience, Chalmers University of Technology. Her research interests include modeling, optimization and integration of Schottky diodes for terahertz applications.

In 2002, she was a Silicon Validation Engineer with Intel Technology (M) Sdn. Bhd., Penang, Malaysia. She then joined Agilent Technologies (M) Sdn. Bhd., Penang, Malaysia as an Analog IC Designer in 2004. From November 2010 to April 2011, she was a Visiting Research Ph.D. Student
in the Submillimeter Wave Advanced Technology (SWAT) group of Caltech/Jet Propulsion Laboratory (JPL), Pasadena, USA.

Ms. Tang was the recipient of the IEEE MTT-S Graduate Fellowship Award in 2010.

Erich Schlecht (M’87) received the B.A. degree in astronomy and physics and M.S. degree in engineering physics from the University of Virginia, Charlottesville, in 1981 and 1987, respectively, and the Ph.D. degree in electrical and computer engineering from The Johns Hopkins University, Baltimore, MD, in 1999.

From 1984 to 1990, he was a Senior Engineer with the National Radio Astronomy Observatory, where he was involved with the design and construction of downconverter, IF, and control electronics for the Very Long Baseline Array project. From 1991 to 1995, he was with Martin Marietta Laboratories, where he specialized in frequency multipliers for 94-GHz transmitters and 60-GHz quasi-optical pseudomorphic high electron-mobility transistor (pHEMT) amplifier arrays. From 1996 to 1998, he was a Research Assistant with the University of Maryland at College Park, under contract to the Army Research Laboratory, during which time he was engaged in wide-band planar antenna design and unit cell design for high-power quasi-optical power amplifiers. In November 1998, he joined the engineering staff of the Jet Propulsion Laboratory (JPL), Pasadena, CA, as a member of the Submillimeter-Wave Advanced Technology (SWAT) team. He is currently involved with circuit design and Schottky diode modeling for submillimeter and terahertz LO frequency multipliers and mixers.

Dr. Schlecht is a member of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and the IEEE Antennas and Propagation Society (IEEE AP-S).

Robert Lin received the B.S. and M.S. degrees in electrical engineering from the California Institute of Technology, Pasadena, in 1997 and 2002, respectively. Since 1997, he has been a part of the Submillimeter-Wave Advanced Technology Group, Jet Propulsion Laboratory (JPL), California Institute of Technology, Pasadena, CA, where he has helped to assemble, build, and test submillimeter-wave and terahertz amplifiers, multipliers, and mixers for planetary, astrophysics, and earth-based applications.

Goutam Chattopadhyay (S’93–M’99–SM’01–F’11) received the B.E. degree in electronics and telecommunication engineering from the Bengal Engineering College, Calcutta University, Calcutta, India, in 1987, the M.S. degree in electrical engineering from the University of Virginia, Charlottesville, in 1994, and the Ph.D. degree in electrical engineering from the California Institute of Technology (Caltech), Pasadena, in 1999.

From 1987 until 1992, he was a Design Engineer with the Tata Institute of Fundamental Research (TIFR), Pune, India, where he designed local oscillator systems for the Giant Meterwave Radio Telescope (GMRT) project. Currently, he is a Senior Member of the Technical Staff at the Jet Propulsion Laboratory, and a Visiting Associate with the Division of Physics, Mathematics, and Astronomy at the California Institute of Technology, Pasadena, CA. His research interests include microwave, millimeter-, and submillimeter-wave heterodyne and direct detector receivers, frequency sources and mixers in the terahertz region, antennas, SiS mixer technology, and direct detector bolometer instruments, and high frequency radars.

Dr. Chattopadhyay has more than 150 publications in international journals and conferences and holds several patents. Among various awards and honors, he was the recipient of the Best Undergraduate Gold Medal from the University of Calcutta in 1987, the Jawaharlal Nehru Fellowship Award from the Government of India in 1992, and the IEEE MTT-S Graduate Fellowship Award in 1997. He also received more than 25 NASA technical achievement and new technology invention awards.

Choonsup Lee earned Ph.D degree in Korea Advanced Institute of Science and Technology (KAIST) joined the MEMS group at JPL as a postdoctoral researcher in 2002 and he is currently a member of the engineering staffs in Submillimeter-Wave Advanced Technology (SWAT) group at JPL. He managed tasks such of MEMS-based pico-liter thruster and Force-Detected NMR for the space application. In addition, he has extensive experiences in designing, microfabricating, and characterizing MEMS/NANO devices such as thermal inkjet printhead, microwave, RF MEMS, silicon microelons, and nano tips including CMOS readout circuit design capability since 1996. Currently, he utilizes his MEMS/NANO technical background to THz application. He developed silicon micromachined passive components such as flange, waveguide for W-band and 325-500 GHz, microelons, etc. He has over 70 publications dealing with MEMS/NANO and submillimeter wave devices.

John Gill received the B.S. and M.S. degrees in mechanical engineering and the Ph.D. degree in microelectromechanical systems (MEMS) from the University of California at Los Angeles, in 1997 and 2001, respectively.

From 1997 to 1998, he was with the Jet Propulsion Laboratory (JPL), Pasadena, CA, where he was involved in developing quantum-well infrared photodetectors (QWIPs). He currently develops microwave devices and microsensors with the JPL. His research interest includes design, fabrication, and characterization of microactuators and microsensors using silicon, smart materials, and III–V materials for MEMS and microelectronic applications.

Imran Mehdi (S’85–M’91–SM’05–F’10) received the three-year Certificate in Letters and Science from Calvin College, Grand Rapids, MI, in 1983, and the B.S.E.E., M.S.E.E., Ph.D. (electrical engineering) degrees from The University of Michigan at Ann Arbor, in 1984, 1985, and 1990, respectively. His doctoral dissertation concerned the use of resonant tunneling devices for high-frequency applications. In 1990, he joined the Jet Propulsion Laboratory (JPL), Pasadena, CA, where he was responsible for the design and fabrication of low-parasitic planar Schottky diodes for mixers in the terahertz range. This technology was developed for National Aeronautics and Space Administration (NASA) earth remote-sensing applications and will be utilized for the Microwave Limb Sounder. Since 1999, he has led the development of broad-band solid-state sources from 200 to 2500 GHz for the Herschel Space Observatory (HSO). He is currently a Senior Member of the Technical Staff with the JPL, where he is responsible for the development of terahertz technology for future NASA missions. His interests include millimeter and submillimeter-wave devices, high-frequency instrumentation, and heterodyne receiver systems.

Jan Stake (S’95 – M’00 – SM’06) was born in Uddevalla, Sweden in 1971. He received the degrees of M.Sc. in electrical engineering and Ph.D. in microwave electronics from Chalmers University of Technology, Göteborg, Sweden in 1994 and 1999, respectively.

In 1997 he was a Research Assistant at the University of Virginia, Charlottesville, USA. From 1999 to 2001, he was a Research Fellow in the millimetre wave group at the Rutherford Appleton Laboratory, UK. He then joined Saab Combitech Systems AB as a Senior RF/microwave Engineer until 2003. From 2000 to 2006, he held different academic positions at Chalmers and was also Head of the Nanofabrication Laboratory at MC2 between 2003 and 2006. During the summer 2007, he was a Visiting Professor in the Submillimeter Wave Advanced Technology (SWAT) group at Caltech/JPL, Pasadena, USA. He is currently Professor and Head of the Terahertz and Millimetre Wave Laboratory at the department of Microtechnology and Nanoscience (MC2), Chalmers, Göteborg, Sweden. His research involves sources and detectors for terahertz frequencies, high frequency semiconductor devices, graphene electronics, terahertz measurement techniques and applications. He is also co-founder of Wasa Millimeter Wave AB.

Prof. Stake serves as Topical Editor for the IEEE Transactions on Terahertz Science and Technology.