Fabrication and Characterization of Thin-Barrier Al_{0.5}Ga_{0.5}N/AlN/GaN HEMTs

Jonathan G. Felbinger, *Member, IEEE*, Martin Fagerlind, Olle Axelsson, Niklas Rorsman, *Member, IEEE*, Xiang Gao, Shiping Guo, *Member, IEEE*, William J. Schaff, and Lester F. Eastman, *Life Fellow, IEEE*

Abstract—The growth, fabrication, and performance of $Al_{0.5}Ga_{0.5}N/AlN/GaN$ high-electron-mobility transistors (HEMTs) with a total barrier thickness of 7 nm are reported. An optimized surface passivation and an Ohmic recess etch yield HEMTs exhibiting 0.72 S/mm peak extrinsic DC transconductance at a current density of 0.47 A/mm. Devices with a gate length of 90 nm achieve 78 GHz unity-current-gain frequency and up to 166 GHz maximum frequency of oscillation. The minimum noise figure at 10 GHz is 0.52 dB with an associated gain of 9.5 dB.

Index Terms—Aluminum gallium nitride, HEMTs, microwave noise, recessed Ohmic contacts, surface passivation.

I. INTRODUCTION

THIN-BARRIER high-electron-mobility transistors (HEMTs) based on the III–nitride material system are an active area of research for millimeter-wave applications [1]. State of the art approaches involve relatively thick (> 200 Å), $x \sim 25\%$ Al_xGa_{1-x}N barriers [2,3]; ultrathin (< 40 Å), binary AlN barriers [4,5]; thin x = 40% and ultrathin x = 72% Al_xGa_{1-x}N barriers [6,7]; and lattice-matched Al_xIn_{1-x}N barriers [8,9]. Within very high (70–100%) Al composition Al_x(Ga,In)_{1-x}N barriers, a sharp electric field results from polarization-induced charge; this often necessitates an insulated-gate, or MISHFET, approach to ameliorate high gate leakage currents. Methods involving the growth of an Al_xIn_{1-x}N barrier are limited to lower temperatures than Al_xGa_{1-x}N, resulting in inferior surface morphology.

In this letter, the traditional, uninsulated $Al_xGa_{1-x}N$ HEMT structure is investigated at an Al composition of 50%. The challenges presented by this thin-barrier material are twofold: (i) to effectively passivate the surface to mitigate surface depletion and transient trapping effects and (ii) to achieve a low-resistivity, alloyed Ohmic contact.

Manuscript received March 23, 2011; revised April 6, 2011; accepted April 8, 2011. This work was supported by the Swedish Governmental Agency of Innovation Systems (VINNOVA), Swedish Energy Agency (STEM), Chalmers University of Technology, Ericsson AB, Furuno Electric Co., Ltd., Infineon AG, Norse Semiconductor Laboratories AB, Norstel AB, NXP Semiconductors BV, Saab AB, and the Lester F. Eastman Fellowship.

J. G. Felbinger, M. Fagerlind, O. Axelsson, and N. Rorsman are with the Microwave Electronics Laboratory, Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, SE-412 96 Göteborg, Sweden (e-mail: felbinger@cornell.edu).

X. Gao and S. Guo are with IQE RF LLC, Somerset, NJ 08873, USA.

W. J. Schaff and L. F. Eastman are with the School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, USA.

Digital Object Identifier 10.1109/LED.2011.2143384

II. MATERIAL DESIGN AND CHARACTERIZATION

In order to efficiently modulate the two-dimensional electron gas (2DEG) and minimize short-channel effects, the ratio of the gate length, $L_{\rm G}$, to the distance, d, between the gate metal and the center of the 2DEG should be 10-15 [10]. In this work, d was scaled to 7 nm. The epitaxial III-nitride layers were grown by metalorganic chemical vapor deposition (MOCVD) on semi-insulating silicon carbide. These epitaxial layers consisted of, from the top down, a 20 Å GaN cap, 36 Å $Al_{0.5}Ga_{0.5}N$ barrier, 15 Å AlN interbarrier, and a 1.8 μ m compensation-doped Fe:GaN buffer. Coupled onedimensional Schrödinger-Poisson simulations [11] predict a 2DEG sheet density, n_{s0} , of 1.4×10^{13} cm⁻²; the AlN interbarrier induces two-thirds of the 2DEG and improves hotelectron confinement, while the Al_{0.5}Ga_{0.5}N barrier layer induces the remaining one-third of the sheet density. The tunneling probability compared to an AlN-only barrier is reduced by the inclusion of the Al_{0.5}Ga_{0.5}N and GaN cap.

Lehighton measurements across the unpassivated 3" wafer revealed a sheet resistance of $405 \pm 17 \ \Omega/\Box$. Fully-passivated van der Pauw test structures indicate a sheet resistance $R_{\rm sh} = 334 \ \Omega/\Box$, Hall mobility $\mu_{\rm H} = 1245 \ {\rm cm}^2/{\rm V}$ s, and 2DEG sheet density $n_{\rm s0} = 1.5 \times 10^{13} \ {\rm cm}^{-2}$, demonstrating excellent agreement with the simulations. The realized reduction in sheet resistance is indicative of effective surface passivation.

III. FABRICATION

After a standard wafer cleaning, the surface of the GaN cap layer was passivated with a ~70 nm LPCVD SiN_x film, which was grown using ammonia and dichlorosilane precursor gases at 820°C and 250 mTorr. The deposition temperature, pressure, and flow ratio were optimized to minimize the interface trap density as described in [12]. Under these growth conditions, the refractive index was measured as 2.3 at a wavelength of 632 nm, indicating a silicon-rich film. The passivation was etched in subsequent mesa isolation and contact deposition steps using an NF₃ inductively coupled plasma reactive ion etch (ICP RIE).

Next, mesa isolation was achieved via a Cl₂/Ar ICP RIE. Ohmic contacts were patterned with a self-aligned recess etch into the Al_{0.5}Ga_{0.5}N barrier layer using a low-bias Cl₂/Ar ICP RIE [13]. The recess depth was characterized as a function of etch time and optimized for minimal Ohmic contact resistance, R_c , achieving $R_c < 0.5 \Omega$ mm across more than one wafer. A

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Accepted for publication in the July 2011 issue of IEEE Electron Device Letters. © 2011 IEEE.

recessed, Ti/Al/Ni/Au metallization alloyed at 820°C yields $R_c = 0.48 \Omega$ mm and $R_{sh} = 332 \Omega/\Box$. These values are tenable for mm-wave applications and an order of magnitude better than our non-recessed contacts ($R_c = 4.4 \Omega$ mm).

Two-finger, U-shaped devices were fabricated. Electronbeam lithography was used to pattern gate openings in the SiN_x of 90 nm and 170 nm, as measured by SEM. A second electron-beam lithography step was used to define and lift-off Ni-based, gamma-shaped, field-plated gates.

IV. HEMT CHARACTERIZATION AND DISCUSSION

Characterization consisted of the following measurements: DC, S-parameter, pulsed utilizing a DiVA D225 using 200 ns pulses and a 1 ms period, noise parameters using an ATN NP5 system, and RF large signal using an active load-pull system using a Maury LSNA. The direct measurement of the magnitude and phase of incident and reflected waves at six harmonics permitted the reconstruction of a dynamic load line.

A. Steady-State DC, Small Signal, and Pulsed DC

The DC output characteristic of a representative $2 \times 100 \,\mu\text{m}$ HEMT with a 170 nm gate footprint, 1 μm source-gate spacing, 2 μm gate-drain spacing, and a gate pitch of 50 μm (Fig. 1a) shows an on resistance of 2.1 Ω mm and reasonably low output conductance. The transfer characteristic for this device (Fig. 1b) exhibits good pinch-off at a threshold voltage of -0.6 V and a peak extrinsic transconductance of 662 mS/mm. For these DC curves, the gate bias is limited to $V_{\text{GS}} < +0.8$ V, beyond which the Schottky diode turns on. The breakdown voltage was characterized with a criterion of 1 mA/mm. The two-terminal breakdown was measured as $V_{\text{DGbr}} = 99\pm 8$ V and the three-terminal breakdown was $V_{\text{DSbr}} = 88\pm 8$ V using the drain-current injection technique [14]. The gate current, $|I_{\text{G}}|$, at pinch-off ($V_{\text{GS}} = -0.6$ V) under cold-FET conditions ($V_{\text{DS}} = 0$ V) is below 0.5 μ A/mm.

This $2 \times 100 \,\mu\text{m}$ device demonstrates a peak unity-currentgain frequency, f_{T} , of 50 GHz and simultaneous maximum frequency of oscillation, f_{max} , of 55 GHz at $V_{\text{DS}} = 5.5 \,\text{V}$. The latter increases to $f_{\text{max}} = 105 \,\text{GHz}$ at $V_{\text{DS}} = 25 \,\text{V}$, while f_{T} drops to 40 GHz due primarily to thermal effects. At these respective biases, I_{G} is $-2 \,\mu\text{A/mm}$ and $-17 \,\mu\text{A/mm}$.

The $f_{\text{max}}/f_{\text{T}}$ ratio benefits from the reduced access resistance of a shorter source-gate spacing. A 2×50 µm HEMT with the



Fig. 1. DC characteristics of a $2 \times 100 \times 0.17 \,\mu\text{m}$ HEMT. (a) Output characteristic (solid); the maximum gate voltage is $V_{GS} = 0.7$ V and is depicted in steps of $\Delta V_{GS} = 0.1$ V. The dynamic load line (dotted) measured in saturation at 8 GHz CW biased class AB at $V_{DS} = 10$ V is superimposed. (b) Transfer characteristic (solid) at $V_{DS} = 4.5$ V; the extrinsic transconductance (dashed) peaks at 662 mS/mm at $V_{GS} = 0.5$ V.



Fig. 2. For a scaled $2 \times 50 \times 0.09 \ \mu\text{m}$ HEMT at $V_{\text{DS}} = 4 \ \text{V}$, (a) DC transfer characteristic (solid); the extrinsic transconductance (dashed) peaks at 722 mS/mm at $V_{\text{GS}} = 0.35 \ \text{V}$. (b) Small-signal performance biased at peak $g_{\text{m}i}$; $|h_{21}|^2$ (solid) and U (dashed) are extrapolated at an ideal -20 dB/decade to $f_{\text{T}} = 78 \ \text{GHz}$ and $f_{\text{max}} = 93 \ \text{GHz}$, respectively.

gate footprint scaled to 90 nm and source-gate spacing halved to 0.5 µm exhibits a peak extrinsic transconductance of 722 mS/mm (Fig. 2a); at the same bias, $f_{\rm T} = 78.5$ GHz and $f_{\rm max} = 93$ GHz (Fig. 2b). After de-embedding the pad capacitances, $f_{\rm T,int} = 91$ GHz. The maximum frequency of oscillation increases to $f_{\rm max} = 166$ GHz with simultaneous $f_{\rm T} = 57$ GHz at $V_{\rm DS} = 20$ V. At these respective biases, the gate current, $I_{\rm G}$, is -0.3 µA/mm and -4.0 µA/mm. The realized $f_{\rm T}$ and $f_{\rm max}$ are appropriate for mm-wave applications.

Pulsed I_D-V_{DS} characteristics measured from off-state $(V_{DSq} = V_{GSq} = 0 \text{ V})$, gate-lag $(V_{DSq} = 0 \text{ V}, V_{GSq} = -1.5 \text{ V})$, and drain-lag $(V_{DSq} = 10 \text{ V}, V_{GSq} = -1.5 \text{ V})$ quiescent conditions reveal negligible gate lag and ~6% drain lag in the knee region. This predicts low DC-RF dispersion under large-signal operation, which is confirmed by the full swing of the dynamic load line, in that there is negligible increase of the dynamic on resistance at this bias (Fig. 1a) [15].

B. Noise Parameters

Noise parameter characterization of the same $2 \times 100 \,\mu\text{m}$ HEMT with 170 nm gate footprint reveals a minimum noise figure $F_{\text{min}} < 1 \,\text{dB}$ through the 14 GHz measurement range (Fig. 3). At 5 GHz $F_{\text{min}} = 0.36 \,\text{dB}$ with an associated gain $G_A = 13.6 \,\text{dB}$; at 10 GHz, $F_{\text{min}} = 0.52 \,\text{dB}$ with $G_A = 9.5 \,\text{dB}$. These noise parameter results are among the lowest noise figures published for short-gate III–nitride HEMTs [16]. The low F_{min} , low noise resistance, and high associated gain makes



Fig. 3. Noise parameters of a $2 \times 100 \times 0.17 \ \mu\text{m}$ HEMT biased at $V_{GS} = -0.1 \ \text{V}$, $V_{DS} = 5 \ \text{V} (I_D = 177 \ \text{mA/mm})$, $I_G = -4 \ \mu\text{A/mm}$; best-fit curves guide the eye.

Accepted for publication in the July 2011 issue of IEEE Electron Device Letters. © 2011 IEEE.

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists or to reuse any copyrighted component of this work in other works must be obtained from the IEEE



Fig. 4. Output power, gain, and power-added efficiency of a $2 \times 100 \times 0.17 \,\mu\text{m}$ HEMT operating in class AB at 8 GHz CW matched for output power (a) as a function of input power at $V_{\rm DS} = 25$ V and (b) optimally matched and driven into saturation (~4 dB gain compression) as a function of drain-source bias.

this Al_{0.5}Ga_{0.5}N/AlN/GaN material structure an attractive platform for low-noise amplifier (LNA) monolithic microwave integrated circuit (MMIC) applications.

C. Large Signal

The 170 nm-gate-footprint HEMTs with $2 \times 100 \,\mu\text{m}$ layout were characterized under power-matched, continuous-wave (CW) class AB operation at 8 GHz. At $V_{\text{DS}} = 25 \,\text{V}$ when driven into compression, the device delivers 4.9 W/mm with 46% power-added efficiency (P.A.E.) (Fig. 4a). As a function of drain bias, the evolution of output power and P.A.E. when optimally matched for output power and driven into saturation is presented in Fig. 4b. The output power scales well with drain bias to 20 V, after which it is limited by a combination of self-heating, the small drain-lag, and output conductance.

V. CONCLUSION

High-Al content AlGaN/GaN HEMT structures with high sheet density and mobility are demonstrated. Devices were fabricated using a method compatible with Chalmers' in-house GaN MMIC process [17]. An LPCVD passivation mitigates the surface depletion effect induced by the thin barrier and results in low DC-RF dispersion; these findings are consistent with effective surface passivation. A recessed Ohmic contact achieves low contact resistivity. The HEMTs exhibit excellent noise performance and transconductance; the high g_m/I_D ratio allows high gain even at low current densities. The future inclusion of a nitride or oxide gate dielectric would permit further forward bias of the gate to drive the transistor into saturation. The DC, pulsed, small-signal, noise parameter, and large-signal results indicate that this thin-barrier Al_{0.5}Ga_{0.5}N/AlN/GaN epitaxial platform is promising for realizing high-power, high-efficiency microwave and millimeter-wave MMICs, including LNAs, switches, and wideband power amplifiers (PAs).

ACKNOWLEDGMENT

J. Felbinger thanks K. Andersson, I. Angelov, Q. E. Diduck, N. Ejebjörk, and H. Zirath for assistance and discussion.

References

 J. D. Albrecht, T. H. Chang, A. S. Kane, and M. J. Rosker, "DARPA's Nitride Electronic NeXt Generation Technology Program," in *CSICS Tech. Dig.*, Monterey, CA, 2010, pp. A.2.1–A.2.4.

- [2] J. W. Chung, W. E. Hoke, E. M. Chumbes, and T. Palacios, "AlGaN/GaN HEMT With 300-GHz f_{max}," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 195–197, Mar. 2010.
- [3] E. Harvard, R. Brown, and J. R. Shealy, "Performance of AlGaN/GaN High-Electron Mobility Transistors with AlSiN Passivation," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 87-94, Jan. 2011.
- [4] T. Zimmermann, D. Deen, Y. Cao; J. Simon, P. Fay, D. Jena, and H. G. Xing, "AIN/GaN Insulated-Gate HEMTs With 2.3 A/mm Output Current and 480 mS/mm Transconductance," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 661–664, July 2008.
- [5] D. F. Brown, K. Shinohara, A. Williams, I. Milosavljevic, R. Grabar, P. Hashimoto, P. J. Willadsen, A. Schmitz, A. L. Corrion, S. Kim, D. Regan, C. M. Butler, S. D. Burnham, and M. Micovic, "Monolithic Integration of Enhancement- and Depletion-Mode AlN/GaN/AlGaN DHFETs by Selective MBE Regrowth," *IEEE Trans. Electron Devices*, vol. 58, no. 4, pp. 1063–1067, Apr. 2011.
- [6] M. Higashiwaki, T. Matsui, and T. Mimura, "AlGaN/GaN MIS-HFETs with f_T of 163 GHz using cat-CVD SiN gate-insulating and passivation Layers," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 16–18, Jan. 2006.
- [7] G. Li, T. Zimmermann, Y. Cao, C. Lian, X. Xing, R. Wang, P. Fay, H. G. Xing, and D. Jena, "Threshold Voltage Control in Al_{0.72}Ga_{0.28}N HEMTs by Work-Function Engineering," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 954–956, Sept. 2010.
- [8] R. Wang, P. Saunier, X. Xing, C. Lian, X. Gao, S. Guo, G. Snider, P. Fay, D. Jena, and H. Xing, "Gate-Recessed Enhancement-Mode InAlN/AlN/GaN HEMTs With 1.9-A/mm Drain Current Density and 800-mS/mm Transconductance," *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1383–1385, Dec. 2010.
- [9] E. Kohn, M. Alomari, A. Denisenko, M. Dipalo, D. Maier, F. Medjdoub, C. Pietzka, S. Delage, M.-A. diForte-Poisson, E. Morvan, N. Sarazin, J.-C. Jacquet, C. Dua, J.-F. Carlin, N. Grandjean, M. A. Py, M. Gonschorek, J. Kuzmik, D. Pogany, G. Pozzovivo, C. Ostermaier, L. Toth, B. Pecz, J.-C. De Jaeger, C. Gaquiere, K. Cico, K. Frohlich, A. I. Georgakilas, E. Iliopoulos, G. Konstantinidis, C. Giessen, M. Heuken, and B. Schineller, "InAlN/GaN Heterostructures for Microwave Power and Beyond," in *IEDM Tech. Dig.*, Baltimore, MD, 2009, pp. 173–176.
- [10] G. H. Jessen, R. C. Fitch, J. K. Gillespie, G. Via, A. Crespo, D. Langley, D. J. Denninghoff, M. Trejo, and E. R. Heller, "Short-Channel Effect Limitations on High-Frequency Operation of AlGaN/GaN HEMTs for T-Gate Devices," *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2589–2597, Oct. 2007.
- [11] M. C. Foisy, "A Physical Model for the Bias Dependence of the Modulation-Doped Field-Effect Transistor's High Frequency Performance," Ph.D. dissertation, Cornell Univ., Ithaca, NY, 1990.
- [12] M. Fagerlind, F. Allerstam, E. O. Sveinbjornsson, N. Rorsman, A. Kakanakova-Georgieva, A. Lundskog, U. Forsberg, and E. Janzen, "Investigation of the interface between silicon nitride passivations and AlGaN/AlN/GaN heterostructures by C(V) characterization of metalinsulator-semiconductor-heterostructure capacitors," *J. Appl. Phys.*, vol. 108, no. 1, pp. 014508–014508-6, July 2010.
- [13] M. Fagerlind and N. Rorsman, "Optimization of recessed ohmic contacts for AlGaN/AlN/GaN heterostructures using C(V) characterization of MSHM structures," *Phys. Stat. Sol. (c)*, to be published.
- [14] S. R. Bahl and J. A. del Alamo, "A new drain-current injection technique for the measurement of off-state breakdown voltage in FETs," *IEEE Trans. Electron Devices*, vol.40, no. 8, pp. 1558–1560, Aug. 1993.
- [15] B. M. Green, V. S. Kaper, V. Tilak, J. R. Shealy, and L. F. Eastman, "Dynamic loadline analysis of AlGaN/GaN HEMTs," in *Proc. IEEE Lester Eastman Conf. High Performance Devices*, 2002, pp. 443–452.
- [16] H. Sun, A. R. Alt, H. Benedickter, E. Feltin, J. F. Carlin, M. Gonschorek, N. Grandjean, and C. R. Bolognesi, "Low-Noise Microwave Performance of 0.1 μm Gate AlInN/GaN HEMTs on SiC," *IEEE Microw. Wireless Compon. Lett.*, vol. 20, no. 8, pp. 453-455, Aug. 2010.
- [17] M. Südow, M. Fagerlind, M. Thorsell, K. Andersson, N. Billström, P.-Å. Nilsson, and N. Rorsman, "An AlGaN/GaN HEMT Based Microstrip MMIC Process for Advanced Transceiver Design," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 8, pp. 1827–1833, Aug. 2008.

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists or to reuse any copyrighted component of this work in other works must be obtained from the IEEE