THESIS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY

Carbon nanomaterial-based interconnects, integrated capacitors and supercapacitors

MUHAMMAD AMIN SALEEM

Department of Microtechnology and Nanoscience
CHALMERS UNIVERSITY OF TECHNOLOGY

Göteborg, Sweden 2017
ABSTRACT
The constant miniaturization and steady performance improvement of electronics devices have generated innovative ideas such as internet of thing (IoT), which also includes devices with integrated energy sources.

The high performance is conceived by the high density of the devices on a chip leading to a high density of interconnects, to connect these devices to outside world. Since the size and the pitch of the interconnects have decreased, the current density in interconnect has increased, posing challenges on the existing copper pillar interconnect technology, such as intermetallic compound formation and electro-migration resulting in open circuit. The challenges are forecasted to increase on further down scaling due to bridging of the solder between pillars. Moreover, the environmental pollution and the threat of vanishing of fossil fuel have prompted to find cheap and efficient alternating energy sources and energy storage systems.

Carbon nanomaterials such as carbon nanotubes and carbon nanofibers have unprecedented electrical, mechanical and thermal properties, high resistance to corrosion and high surface area have been proposed for the solution of above mentioned challenges.

In this thesis, vertically aligned carbon nanofibers (VACNFs) have been grown by direct current plasma enhanced chemical vapor deposition (dc-PECVD) at complementary metal oxide semiconductor (CMOS) compatible temperatures for on chip application. In addition, the catalyst to grow VACNFs is deposited using innovative low-cost polymer–Pd nanohybrid colloidal solutions by an effective coating method.

Also, due to controllable DC behavior and good mechanical reinforcement properties of solder-CNFs, the solderable micro-bumps of VACNFs have been shown to potentially yield the acceptable electrical resistances. Moreover the CNFs bumps can be made in submicron size range, which can comply with further down scaling of interconnect. In addition, advanced CNF based adhesives, produced by coating CNFs with low temperature polymers, have been investigated as alternating anisotropic conducting film for anisotropic connection, using a thermo-compression bonding. The shearing strength of the bonded chip qualifies the MIL-STD-883 standards of bonding strength in microelectronics devices.

Further, supercapacitor are the energy storage devices having high energy density, and high power density due to quick intake and release of charges and long cycles life of about 1 million. On-chip integrated solid-state parallel-plate capacitor and supercapacitor are demonstrated based on VACNFs. The preliminary capacitance of the parallel-plate capacitor and supercapacitor are 10-15 nF/mm² and 10 µF/mm², respectively. The profile of parallel plate capacitor is below 10 micrometers, which enables integration even in advance 2.5 and 3D heterogeneous packaging. The on-chip capacitor can work as decoupling capacitor to resolve the energy fluctuation related issues and also power up devices on the chip.

Then, along with other properties, high aspect ratio and ease of fabrication, the carbon nanotubes (CNTs) are considered as potential electrode material for future high performance supercapacitor. The CNTs are directly grown on electrospun CNFs giving the specific capacitance of 92 F/g, i.e twice the capacitance of bare CNFs. Finally, a complete energy storage device coin-cell supercapacitor is made by directly growing VACNFs on the current collector and the capacitance is 15 times higher than the capacitance without CNFs. Thus such supercapacitor is suitable to be combined with harvester to collect energy to the level of operating power of the devices and can provide durable solution to the frequent change of battery in the devices mounted at sensitive or airborne locations.

Keywords: vertically aligned carbon nanofibers, carbon nanotubes, PECVD, Integrated capacitors, Interdigitated micro-supercapacitors, Interconnects,
List of publications

The thesis is based on the work contained in the following papers

**Paper I**

**Paper II**

**Paper III**

**Paper IV**

**Paper V**

**Paper VI**
Paper VII

Paper VIII
On-Chip solid-state microsupercapacitors, A. M. Saleem, B. Song, R. Andersson, C.P. Wong, V. Desmaris, IEEE 67th Electronic Components and Technology Conference (ECTC2017), May, Orlando (2017), Accepted for publication.

Paper IX
Other Publications not appended due to overlap and out of scope.


Acknowledgements

First and foremost, let me pay my sincere gratitude to my supervisors Vincent Desmaris and Peter Enoksson for their continuous support in this journey whom contribution made this milestone accessible. A very big applause for Vincent due to his continuous help, support, guidance and technical feedback both in the lab and outside the lab. My time with him in sport hall during our kids handball training, and travelling with him on Bus 16 while heading towards Chalmers from Smoltek office was always fruitful and joyous indeed.

A special thanks to Smoltek group Anders, Shafiq, Caroline, especially Rickard and Sareh for their help and productive discussions about my work which helped in reshaping it in the recent form. In the mean while let me avail the opportunity to thank clean room lab staff, especially Carl Magnus (retired), for maintaining the tools and contributing in the society development. Thanks to Bo Song, Anqi Qiu, Naoya Watanabe, Theodora, Gert, Andrea and Du-Hyun for their collaboration to make it happen. Thanks to Volodymyr, Sofia, Mazharul, Henrik, Elof, Agin and other colleagues at MNS group for your cooperation. Thanks to my brother Nadeem and friend Shahid for encouragement. I would like to thank my parents, brothers and sisters for their utmost help and encouragement which led to achieve this milestone.

I would like to thank my wife for her full support, love and care. Indeed I am owe to the part she played by taking care of my kids which led me to complete this work.

Thanks to Smoltek for providing the opportunity and last but not least I would like to acknowledge Vinnova, the Swedish Governmental Agency for Innovation Systems for the funding.

Göteborg, June 2017
Muhammad Amin Saleem
# Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1. Background</td>
<td>7</td>
</tr>
<tr>
<td>1.1. Carbon nanostructures</td>
<td>7</td>
</tr>
<tr>
<td>1.1.1. Carbon nanotubes</td>
<td>7</td>
</tr>
<tr>
<td>1.1.2. Carbon nanofibers</td>
<td>9</td>
</tr>
<tr>
<td>1.1.3. Growth of Carbon nanostructures</td>
<td>10</td>
</tr>
<tr>
<td>1.2. Interconnects</td>
<td>12</td>
</tr>
<tr>
<td>1.3. Capacitor</td>
<td>15</td>
</tr>
<tr>
<td>1.4. Supercapacitor</td>
<td>16</td>
</tr>
<tr>
<td>1.4.1. Basic</td>
<td>16</td>
</tr>
<tr>
<td>1.4.2. Electrode materials</td>
<td>18</td>
</tr>
<tr>
<td>1.4.3. Electrolytes</td>
<td>20</td>
</tr>
<tr>
<td>2. Fabrication of carbon nanostructures</td>
<td>21</td>
</tr>
<tr>
<td>2.1. Substrate</td>
<td>21</td>
</tr>
<tr>
<td>2.2. Underlayer</td>
<td>21</td>
</tr>
<tr>
<td>2.3. Catalyst</td>
<td>23</td>
</tr>
<tr>
<td>2.4. Buffer layer</td>
<td>25</td>
</tr>
<tr>
<td>2.5. Thermal CVD growth of carbon nanotubes</td>
<td>26</td>
</tr>
<tr>
<td>2.6. PECVD growth of carbon nanofibers</td>
<td>27</td>
</tr>
<tr>
<td>3. Characterization of carbon nanostructures based devices</td>
<td>31</td>
</tr>
<tr>
<td>3.1. Interconnects</td>
<td>31</td>
</tr>
<tr>
<td>3.1.1. Mechanical Characterization</td>
<td>31</td>
</tr>
<tr>
<td>3.1.2. Electrical Characterization and modeling of CNFs resistivity/conductivity</td>
<td>32</td>
</tr>
<tr>
<td>3.1.3. Wettability by Solder</td>
<td>34</td>
</tr>
<tr>
<td>3.1.4. Electrical performance</td>
<td>35</td>
</tr>
<tr>
<td>3.1.5. Bonding performance</td>
<td>37</td>
</tr>
<tr>
<td>3.2. Electrochemical Characterization of supercapacitor</td>
<td>38</td>
</tr>
<tr>
<td>3.2.1. Cyclic Voltammetry</td>
<td>38</td>
</tr>
<tr>
<td>3.2.2. Galvanostatic Charge/Discharge</td>
<td>39</td>
</tr>
<tr>
<td>3.2.3. Electrochemical Impedance Spectroscopy (EIS)</td>
<td>40</td>
</tr>
<tr>
<td>3.2.4. Measurement Setups</td>
<td>41</td>
</tr>
</tbody>
</table>
3.2.5. Electrode materials .......................................................... 42
3.2.6. Coin-cell supercapacitor .................................................. 45
3.3. On-Chip capacitor ............................................................... 46
  3.3.1. Full solid-state capacitor .............................................. 46
  3.3.2. On-chip microsupercapacitor ...................................... 48
  3.3.3. Modeling of on-chip microcapacitor .............................. 51
4. Applications of carbon nanostructures ................................... 53
  4.1. Electrical component packaging ........................................ 53
    4.1.1. Solder-based Alternate ACF ...................................... 53
    4.1.2. Decoupling and energy storage .................................. 55
    4.1.3. RF filter .............................................................. 58
  4.2. Electronics ...................................................................... 60
    4.2.1. Internet of Things .................................................... 60
    4.2.2. Remote control ........................................................ 61
    4.2.3. Portable devices ........................................................ 61
  4.3. Supercapacitor for transportation ....................................... 63
5. Conclusions and outlook ...................................................... 65
Bibliography ........................................................................... 66
**Introduction**

The simultaneous improvement of hardware, software and communication systems lead to the blooming of smart electronics devices such as smart phone, tablets and smart watch, which are an import part of our everyday life to perform our daily routines such as internet browsing, paying utilities bill, shopping, health monitoring and taking meeting notes etc. The higher speed of the hardware leads to higher density of the transistors on the chip through the constant scaling down of the gate length of the MOSFET transistor. The trend of increase in density has continued in the last four decades, as predicted by Gorden Moore in 1965, thus increasing the functionality of the electronics devices, Figure 1a. It was forecasted in the international technology road map (ITRS 2007) that silicon based MOSFET transistor below 22 nm technology node will face challenges due to the quantum mechanical physics boundary. Nevertheless advanced 3D FinFET and FD-SOI technology instead of MOSFET manage to scale down the technology node further. Intel has planned to put 100 million transistors per mm$^2$ in the next generation processor using FinFET transistor at 10 nm technology node [1].

![Figure 1. a) Moor’s law [2] b) Bumping interconnect technology roadmap [3].](image-url)
In addition, flip-chip technology is used to make connection between devices on the IC and the I/O’s, in which solder balls were used to make joint. The flip-chip technology has shifted to the copper pillars due to high current density demand and size limitation faced by solder ball, when further down scaling, because of the correlation of diameter and aspect ratio of the solder ball, Figure 1b. The copper pillars have high conductivity and electromigration (EM) resistance as compare to solder, and can produce higher I/O density. The pillars may have a solder cap on the top which makes the joint with the contact pad of the opposite chip by thermo-compression bonding, also called indirect bonding. Intel used copper/SnPd joint for its 65 nm Yonah and Pressler processors in 2006 [4]. The lead was an ideal element of the solder because of its malleability and low melting temperature (183 °C) causing less strain in the elements involved in the interconnects. However, the lead has proven to be toxic material and is, therefore, prohibited to use in the electronics devices under the Restriction of Hazardous Substances directive, as of 1 July 2006 [5]. Therefore, the copper pillars currently contain lead free solder at the top and are used for die to die or die to chip bonding in system on chip (SOC), wafer level packaging (Packaging) and 2D interposer packaging [6].

The higher density of devices on the chip enables higher operating frequency, creating indirect noise in the power supply network. The noise is linked to high switching speed, and voltage drop at the current load due to high current consumption of the highly densely packed devices, and caused by both the slower response of the power supply, and parasitic resistance and inductance from the current path. The voltage drop below certain tolerable voltage, compromises the functionality and performance of the circuit. Capacitors are traditionally used to filter out the noise and to compensate the voltage at the current load. To cope with the voltage drop, reservoirs of charges provided in the form of decoupling capacitor, are connected between the power supply and the current load which release the charges in nano to pico second when the voltage drop across at the current load. For efficient performance and to avoid the parasitic impedance between the decoupling capacitor and the current load, decoupling capacitors of high capacitance should be placed closed to the current load. Currently, discrete capacitor using surface mount technology (SMT) on the top and bottom of the package are used as decoupling capacitors, Figure 2.

![Figure 2. Capacitors mounted by surface mount technology.](image-url)

Furthermore, the development of the smart devices and communication system seeded the idea of wireless internetworking of the objects called internet of things (IoT). In IoT vision, the machines, cars, smart cloth and human and animal are to be equipped with sensors and electronics, which will be able to communicate and exchange data. Cisco, reported in its
prediction that almost 50 billion devices will be connected in the world in 2020, Figure 3 [7]. The data generated by the sensors could be processed locally or sent to other processors.

![Figure 3. Prediction about IoT [7].](image)

Also, fossil fuel such as coal, oil and natural gas are currently the primary source of energy in the transportation vehicles, and electrochemical batteries are the main energy storage system providing energy to the portable devices due to high energy density (>100 Wh/kg). However batteries have limited power density (~100 W/kg), cycle life (< 2000 cycles) and, above all, contain toxic materials. Due to the threat of fossil fuel shortage in the future and the public awareness about environmental pollution, the quest for cheap, green and alternate energy along with efficient energy storage system has also increased tremendously. Supercapacitors (SC’s) or electrochemical double layer capacitors are considered to be the potential energy storage systems for portable devices, in which the energy is stored by physisorption and electrostatic accumulation of charges at the surface of an electrode. Because of the electrostatic charge storage mechanism, the SC’s can have long cycle life (~ 1 million cycles), high power density (>100 kW/kg) and are environment friendly but have low energy density (~10 Wh/kg).

**Challenges**

In the currently used lead free solder capped copper pillars, the solder forms brittle intermetallic compound (IMC) at the interface between the copper pad and solder, where the copper is gradually consumed by the tin solder, and kirkendall voids are created due to different coefficient of diffusion of the materials [8]. The EM induced voids grow at grain boundaries of the IMC, which finally result in an open circuit at the pad side. Moreover, upon further reduction in the pitch between I/O’s, the solder can wick out and create short circuit between pillars by bridging effect. The current challenge is to improve the reliability of the current copper pillar interconnects and also find the smart materials to handle the future fine pitch interconnect challenges. Direct, copper to copper bonding is used for in which copper pillars of ultrafine pitch are bonded directly to copper pads by diffusion bonding using high temperature and high pressure thermo-compression bonding method [9].
The SMT capacitors add long current path and take space on the substrate or the package thus increase the size of the packaged devices. The decrease in thickness of the current carrying wires due to increase in density of the devices on the IC results in an increase in the impedance of the current path thus reducing the efficiency of the SMT capacitor. Moreover, due to the decrease in supply voltage, the limit of tolerable voltage at the current load will decrease further. In order to cope with these problems and to comply with further miniaturization integrated on-chip passive devices are required. Silicon deep trenches based integrated capacitors with high specific capacitance per area with profile more than 80 µm have been proposed by IPDiA and Franhuauer IPMS [10].

The IoT devices should be energy efficient, and equipped with efficient energy sources, which have long life and can deliver energy with high rate supporting both sensing and communication tasks. The supercapacitors are therefore potential energy sources for IoT devices. However, the supercapacitors have low energy density, thus cannot be used now as independent source of energy. Therefore the challenge is to improve the energy density of the supercapacitors with minimum compromise on the performance.

**Motivations and Scope of the thesis**

The thesis presents some path forward as solution for some of the above mentioned challenge based on carbon nanofibers/nanotubes. A carbon nanofiber (CNF) is a solid structure made by cone shaped graphite layers stacked on the top of each other making a solid cylinder. The CNFs can be grown vertically aligned as an individual or in bundle form at controlled location at CMOS compatible temperature.

The electrically and thermally conductive, mechanically strong, chemically inert vertically aligned (VA) CNFs that are wetted by the solder and can pierce in the solder ball due to high compressive strength. The mechanical strength of the solder increases by reinforcing with CNFs and the composite limits wicking out of the solder. By growing CNFs both on the pads and the copper pillar the joint can be further enhanced. The VACNFs composite can potentially reduce the IMC formation and EM in the interconnect making it more reliable [paper I and II].

By conformal coating of dielectric on VACNFs grown at CMOS compatible temperature the integrated capacitors of areal specific capacitance of 10 nF/mm² are proposed and verified, which can be fabricated close to the switching devices thus reducing the current path and the total impedance [paper III]. These capacitor are very low profile (below 10 µm) and can easily be integrated into 3D IC, 2.5 and 3D interposers. The same CNFs are used to make on-chip supercapacitor [paper VI and VII] using aqueous electrolyte where the encapsulation of aqueous electrolyte is a big challenge. On applying gel electrolyte on the VACNFs the low profile and high specific capacitance interdigitated on-chip solid-state micro-supercapacitor are demonstrated having specific capacitance values of 10 µF/mm² [paper VIII]. The gel electrolyte turns into solid on drying and provides encapsulation to the micro-supercapacitor. These supercapacitors can be used to power up micro-devices on the chip for IoT and by combining with an energy harvester the devices can function independently for a very long time. A coin-cell supercapacitor, a complete energy storage device is made by directly growing VACNFs on the current collector of a commercially available coin-cell casing using a quick fabrication process [paper IX].

Carbon nanotubes (CNTs) are considered to be the potential element in future electronics components due to their extra ordinary electrical, mechanical properties and high surface area [11]. The CNTs are made by rolled up of graphene sheet in which a single graphene sheet run from the tip to the other end thus enabling high conductivity of metallic CNTs. The growth temperature of CNTs is high and therefore complicated processes are used to transfer the
CNTs on CMOS chip for interconnect application thus resulting in an increase in cost [12, 13]. Nevertheless, due to high surface area the CNTs have proven to be an efficient electrode for supercapacitor for energy storage and have shown promising specific capacitance [paper IV and V].

Outlines of the thesis

Chapter 1 presents the background of carbon nanostructures such as VACNFs and CNTs, describing their extraordinary properties and growth mechanism. The background of the devices made using nanostructures is also described.

Chapter 2 presents the review of the fabrication of the carbon nanostructure, including the effect of different parameters for the growth of different types of carbon nanostructures. The CNTs are grown by thermal CVD method at high temperature using certain substrate scheme. The VACNFs are grown using PECVD, in which the substrate along with plasma energy assists growth at CMOS compatible temperature and thus enabling their on-chip application.

Chapter 3 briefly describes the methods used for the electrochemical characterization and then continues with basic characterization of the carbon nanostructure intended for interconnect applications and finally describes the characterization of the actual devices made. These components and devices include interconnects, on-chip integrated capacitor and on-chip solid-state micro-supercapacitor and bulk supercapacitors.

Chapter 4 deals with the everyday applications of the devices such as in electrical component packaging, electronic devices and transportation.
1. Background

1.1. Carbon nanostructures

1.1.1. Carbon nanotubes

The history of carbon nanotubes was connected to the Crusade when German researchers did high resolution electron microscopy of the blade of Damascus sword and found carbon nanotubes. The carbon nanotubes gave the blade strength and the sharp edge [14]. These kinds of nanostructures were also mentioned in late nineteenth (1885) and late twentieth (1980) centuries but could not get attention due to the lack of explanation and high resolution microscopy resources. So the controversial discovery of CNT was credited to Sumio Iijima who published a paper in nature in 1991 describing the detailed structures of CNTs using TEM images [15].

A honey comb like single atom graphene sheet with carbon atoms at the apex is the basic building block which rolls up seamlessly into hollow cylinder under certain environments to produce CNT. In a single walled carbon nanotube (SWCNT), a single graphene sheet is rolled up as shown in Figure 4a, was discovered in 1993 [16]. In double walled carbon nanotube (DWCNT), two graphene sheets are rolled up coaxially to make the cylinder, Figure 4b and multi-walled carbon nanotube (MWCNT) forms when more than two graphene sheets are rolled up, which was discovered initially by Sumio Iijima in 1991.

\[
\mathbf{C}_h = n\mathbf{a}_1 + m\mathbf{a}_2 \quad (1)
\]

![Figure 4. Carbon nanotubes a) Single-walled b) Double-walled.](image)
Where $\hat{a}_1$ and $\hat{a}_2$ are bases vectors in 2-dimensional hexagonal lattice, $n$ and $m$ are chiral indices of the vector as shown in Figure 5a. Depending on the value of $n$ and $m$, the CNTs are divided into three forms: armchair, zigzag and chiral CNT, Figure 5b.

The armchair CNT forms for $n=m$ conformation and zigzag for $n=0$ or $m=0$ whereas chiral CNTs form for all other values of $n$ and $m$ [17]. The bandgap of semiconducting SWCNT is inversely proportional to the diameter ($d_T$) which can calculated by using the corresponding $n$ and $m$ indices in (2)

$$d_T = \frac{\sqrt{3} a_{C-C} \sqrt{m^2 + mn + n^2}}{\pi}$$

Where $a_{C-C} = 1.42$ Å is the C-C bond length similar to graphene [18].

The bandgap of SWCNTs varies from zero to 2 eV and making the CNTs metallic or semiconducting. The SWCNTs will be metallic with almost zero band gap if the indices $n$ and $m$ satisfy the relation $n-m=3q$ where $q$ is an integer; however the SWCNTs with all other chirality show semiconducting behavior with band gap almost inversely proportional to the diameter. Armchair SWCNTs with $n=m$ are metallic and other metallic SWCNTs ($n - m=3q$ where $q\neq0$) have small bandgap 2-50 meV due to the curvature of the tube. However, in practice, 2/3 of SWCNTs are semiconducting and 1/3 metallic when grown in bulk [19]. The same principle applies to the walls of MWCNTs, which are metallic since the MWCNTs have a multichannel conduction, and there exist at least one metallic wall which can be accessed by opening the cap of nanotubes using etching or polishing [20, 21].

The metallic CNTs have extraordinary electrical, mechanical and thermal properties. The thermal conductivity of CNTs along their axis (about 3500 W/mK at room temperature) is eight times higher than copper [22] and CNTs can carry electric current density three times higher than copper [23]. They are very strong mechanically having a high Young’s modulus and tensile strength of 1 TPa and 63 GPa respectively, both are many times higher than steel [24]. Because of high conductivity and surface area the MWCNTs are extensively explored as the electrode for the supercapacitor [paper IV and V].
1.1.2. Carbon nanofibers

In contrast to the fine atomic structure of a CNT, a carbon nanofiber (CNF) is formed by curved graphite layers stacked on top of each other where the graphite layers are shaped as cups or cones. The stacked-cone structures are herringbone-type whereas the stacked-cup structures are bamboo type as shown in schematic and TEM images, Figure 6 [25]. The difference between the structures of CNFs and CNTs is defined by the angle “α” between tube axis and the walls of the tube. The angle is zero for CNT where every single wall runs parallel to the tube axis from one end to another end forming a cylinder which results in the extraordinary properties of these structures. However, the angle is non zero between cone wall and axis of the CNFs. Two types of electronic binding exist in the CNFs, a strong in-plane covalent binding among the carbon atoms of the graphene cone and a weaker inter-plane van der Waals binding between the cones. The electrical, mechanical and chemical properties of CNFs are different from CNTs due to weaker Van der Waals bonding between graphite planes [11]. The reported properties of carbon nanofibers are different depending on the growth technique and measurement method [paper I] [26]. The range of these properties is given in Table 1.

Table 1. Properties of dc-PECVD grown carbon nanofibers [26].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Typical values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diameter</td>
<td>1-100 nm</td>
</tr>
<tr>
<td>Length</td>
<td>0.1-100 μm</td>
</tr>
<tr>
<td>Fill factor when grown as films</td>
<td>5-80 %</td>
</tr>
<tr>
<td>Density</td>
<td>&lt;2 g/cm³</td>
</tr>
<tr>
<td>Thermal expansion coefficient (CTE)</td>
<td>~ 10⁻⁹K⁻⁻⁷/K</td>
</tr>
<tr>
<td>Young Modulus</td>
<td>80-800 GPa</td>
</tr>
<tr>
<td>Poisson’s Ration</td>
<td>0.2-0.25</td>
</tr>
<tr>
<td>Tensile strength</td>
<td>30 GPa</td>
</tr>
<tr>
<td>Electrical resistivity</td>
<td>0.1 μΩ·m – 2 mΩ·m</td>
</tr>
<tr>
<td>Thermal conductivity</td>
<td>20-3000 W/m·K</td>
</tr>
<tr>
<td>Temperature tolerance</td>
<td>&gt;1000 C without oxygen, &gt;400 C with oxygen</td>
</tr>
<tr>
<td>Vertical pressure strength as grown</td>
<td>&gt;50 Bar</td>
</tr>
<tr>
<td>Horizon shear strength as grown</td>
<td>Weak</td>
</tr>
<tr>
<td>Shear strength of bonded nanostructures</td>
<td>1.5x-3x MIL</td>
</tr>
</tbody>
</table>

Figure 6. a) Schematic diagram of stacked cone CNFs. TEM image of b) Stacked cone (herring bone) c) Stacked-cup (bamboo) [11].
The internal structure of CNFs might become different depending on the growth technique but always have a metallic behavior. They can be grown vertically aligned in the form of forest or individual at addressable location having a firm contact with the substrate [27]. The CMOS process compatible temperature (below 400 °C) growth makes CNF based on-chip applications possible [paper I- III and VI-VIII].

1.1.3. Growth of Carbon nanostructures

The carbon nanotubes are grown in many ways such as arc discharge, laser ablation and chemical vapor deposition. The first multi-walled CNT was synthesized by arc discharge in 1991, while working with fullerene and two years later in 1993, a single-walled CNT was synthesized using the a same method. The inert gas is discharged by creating an arc between two graphite electrodes lying at a few millimeters distance from each other. The sublimation of the anode results in the formation of CNTs at the cathode and some other structures such as fullerenes, which are synthesized in a similar way. CNTs are also grown using carbon source gas such as CH₄ instead of inert gases using other growth methods [28].

In the chase of getting better quality of CNTs, a laser ablation technique was discovered to make tubular fullerenes in 1995 [29]. In this technique, a graphite target is placed in a high temperature quartz tube in the presence of pure argon gas flow and is then evaporated by a laser beam. The argon gas was used to sweep away the produced species from the target. Both arc discharge and laser ablation have produced high yield of high quality CNTs [30, 31, 32, 33] where the laser ablation produced 90% more pure CNTs than arc discharge. However, high growth temperature (>1000 °C), impurity and lack of control on the growth location are the main drawbacks of these growth methods. The complex and costly purification method was a big hindrance in industrialization of CNTs for thermal, electrical and mechanical applications. Nevertheless, these techniques were core choices to grow defect-free CNTs to study their fundamental properties in order to validate theoretical prediction.

Chemical vapor deposition (CVD) technique is the most commonly adopted method due to controlled location and lower temperature growth features. The thermal and plasma enhanced CVD methods reduced the growth temperature dramatically from over 1000 °C to 700 °C which was in the range of thermal budget of many substrates including soda lime glass. The controlled location growth feature attracted the industry of different applications such as field emitter displays, interconnects, thermal interface materials and AFM. For controlled growth, the catalyst was patterned on particular locations on the substrate using different lithography methods and growth took place only on the catalyst.

Thermal CVD, with heat as a main source of energy, is now the leading method to grow CNTs. In this method, carbon precursors dissociate on the catalyst surface heated in the range of 700 °C and the most commonly adopted growth mechanism is given in Figure 7. The carbon precursors adsorb on the surface of catalyst, diffuse, saturate the catalyst and precipitate out as CNTs. The CNTs both individual and in bundle form can be grown both lying down and vertically aligned where the vertical alignment is supported by the Van der Waals forces between the CNTs.
Figure 7. Growth mechanism of carbon nanofiber [26].

Similar to CNTs, the CNFs can also be grown in thermal CVD at high temperature but the plea to use them in low temperature applications (on CMOS chips) prompted researchers to look for different sources of energy, which provide energy while keeping the heater temperature low to reduce the overall growth temperature. The plasma enhanced chemical vapor deposition (PECVD) technique proved to be quite useful providing plasma energy into the thermal CVD, thus managing to bring the growth temperature down. Different types of plasma sources such as microwave plasma (MW)-PECVD, radio frequency (RF)-PECVD and direct current (DC)-PECVD etc. were used. However, vertically aligned CNFs (VACNFs) are commonly grown using DC-PECVD both as individual fibers and in the form of film. The DC-PECVD method provides a wide window for parameter variations at high temperature growth but the window gets narrower with the reduction in growth temperature.

In PECVD growth, the catalyst particles stay inside the CNFs and relocate either at the top (tip growth) or the bottom (base growth) of VACNF which will be explained in detail in chapter 2. The alignment mechanism is not fully understood but still hypothesized. In the beginning, it was supposed that the alignment was due to a highly enhanced electric field at the tip of CNFs and enhancement factor was approximately equal to the CNFs length to tip diameter ratio. But this was not considered true because the base growth CNFs was not vertically aligned. Merkulov et al. proposed that the electrostatic forces create the tensile stress along the CNFs /catalyst interface irrespective of the catalyst position as shown Figure 8(a-b). Spatial fluctuation in carbon precipitation at the catalyst/CNF interface creates non-uniform stresses at interface which tends to bend CNFs at interface shown in Figure 8(c-d). The negative feedback of mass transport in tip growth create compressive stress, which help to maintain alignment whereas a positive feedback in base growth create tensile strength which further deviates CNFs from vertical alignment [34].
1.2. Interconnects

The story of interconnects starts from 1940s when the first ENIAC computer based on vacuum tubes was built. It was of the size of a complete lab and cost up to USD 500,000 (approximately USD 6,100,000 today). The replacement of the vacuum tubes by the more reliable, low power transistors was a big step. Later on, the idea of making components on a single chip called an integrated circuit (IC) was proposed and proven successfully in the 1950s and finally the inventor, Jack Kilby, was awarded with Nobel Prize in 2000 [35]. The computer processors were built from small ICs in 1960s containing tens to hundreds of transistors. The first 4-bit microprocessor for a calculator performing arithmetic operations emerged in 1970s and since then it has followed Moore’s law, stating that the number of transistors on a chip will double every 2 years [36]. The tremendous progress in computational technology has really raised the rank of other technological areas such as biomedicine, transportation, communication etc. Intel Core i5-7600K CPU has 37.5 million transistors manufactured in the 14 nm node and Intel announced on April 3, 2017, to have 100 million transistors per square millimeter in the next CPUs. The downsizing in microelectronic components is still in progress to enhance data processing speed, which will lead to increase in density of components on the IC chip. This will ultimately require an increase in the density and decrease in size of I/O’s interconnect bumps to connect it to the external components. However, the miniaturization will face challenges to build components with reliability, compatibility and reasonable power consumption [37]. So the new interconnects should be small and be able to carry higher current density due to the high number of components per area. Solder bumps are used to connect the I/O’s from the chip to external components. Lead based solders were previously used for soldering and Sn-Pb was the main material for soldering. However, lead based materials were prohibited to use in daily usage electronics by European Union in 2006 due to toxicity and other countries also followed. New types of solders are searched for but they are still far away from perfect interconnects.

A few properties need to be taken care of while choosing solder. Wettability of the solder has a big impact on the contact. A good wettability with low contact angle is essential to have a good contact with the substrate. The melting temperature should be compatible with CMOS process temperature because higher temperature will destroy the components on the chip. The
solder melt should not get oxidized because it might deteriorate the electrical properties of the solder. Finally, the solder should be low cost and should be easy to handle, as expensive materials and complex processes are not easily adopted in the industry.

Different lead-free alloys based solders appeared to replace lead based solder in the industry such as Sn-Ag, Sn-Cu, Sn-Zn, Sn-In, Sn-Ag-Cu [38]. However the solder bump technology faces challenges, due to decrease in size and pitch of the interconnection, such as bridging effect, IMC-formation, EM and joule heating problems due to increase in current density demand [39]. Void formation is shown in Sn-Ag-Cu solder for $3 \times 10^4 \text{A/cm}^2$ current density at $140 \degree \text{C}$ for 2h [40].

Copper pillars with a solder cap are currently used in the industry for chip to chip bonding for fine pitch and small size interconnects, Figure 9a. The copper pillars have advantages over solder bumps such as smaller size resulting in lower pitch and higher density of interconnects, higher electrical and thermal conductance giving lower risk of electro-migration, and higher mechanical strength providing longer mechanical reliability. The copper pillars are shown in the 28 nm technology node with a pillar diameter of 30-40 µm and pitch is 60-80 µm.

However there are some drawbacks with copper pillars. Primarily, the damage at the copper-solder interface caused by mechanical shearing, Figure 9b. secondly, joint failure due to EM of the solder and enhanced IMC formation caused by higher current density with downscaling of the interconnect, Figure 9c [8].

Vertically aligned carbon nanotubes are also under investigation for interconnects. Because of their high temperature growth, expensive and complex transfer methods are used to put them on active CMOS chip which is not industrially viable [12, 41]. Nevertheless the CNTs can be potential materials for through silicon via (TSV) interposers for 2.5D and 3D packaging technologies because of the remarkable height of the CNTs bundles. Currently, copper is the base material for TSVs because of its low resistivity, Figure 10a, but is likely to face copper protrusion problems due to a mismatch of coefficient of thermal expansion (CTE) between silicon (2.3 ppm/K) and copper (1.7 ppm/K) and also EM problem with further going down in dimensions of copper. The CNTs based TSV interposers, shown in Figure 10b, can potentially solve these problems because of their extra ordinary electrical and mechanical properties.
However, smarter materials are required to enhance the electrical and mechanical reliability of the interconnect pillars and also to solve the future interconnect problem due to miniaturization if the pillar sizes get down to submicron range. VACNFs can solve the problem faced by current interconnects, and can be a potential solution for future small size, fine pitch interconnects because of its high aspect ratio with diameter size from any number down to a few nanometers, Figure 11. The VACNFs can be grown directly on the IC chip using CMOS compatible processes and by coating them with metal mechanically stable interconnect can be made providing both reliable DC and RF behavior [42].
1.3. Capacitor

The capacitor is a passive electrical component which stores electrical energy in an electric field and is made of two metal plates separated by an insulator material called dielectric. The voltage across the capacitor is given by the relation.

\[ Q = CV \quad (3) \]

The proportionality factor \( C \) is called capacitance and represents the ability of the capacitor to store the charge. The units of the capacitance are farads and the 1 farad capacitance values show the 1V voltage across the capacitor when the charge on each plate is one coulomb. The capacitance is given by the relation.

\[ C = \varepsilon_o \varepsilon_r \frac{A}{d} \quad (4) \]

Where \( A \) is the area of a single metal plate, \( d \) is the thickness of dielectric, \( \varepsilon_o \) is the permittivity of free space and \( \varepsilon_r \) is the relative permittivity of dielectric material.

Capacitors are important components in microtechnology performing many functions including filtering and decoupling. Currently the capacitors are integrated in the die or mounted as discrete components at different locations on the substrate such as on the surface of the chip beside the die, bottom side of the chip or even embedded inside the circuit right below the die [43, 44]. Currently, integrated capacitors include the metal-oxide-semiconductor (MOS) capacitor made between a silicon substrate and a metallic gate, metal-insulator-metal (MIM) made between metal layers using additional process steps and metal-oxide-metal (MOM) made using interdigitated technology. To comply with the miniaturization and performance enhancement of CMOS device, more efficient capacitors with high areal capacitance density (per footprint area) are required. SiO\(_2\) which has low relative dielectric constant value of 3.9 is used as a dielectric material in the integrated MOS capacitor. The thickness of dielectric has already reached the lower limit of 2 nm in the current MOS capacitor and further thinning will cause more problems including leakage current, low power efficiency, self-discharge, low breakdown voltage and interfacial defects. Reliable materials with high dielectric constants can potentially enhance the capacitance density, Table 2. However, the dielectric constant has inverse relation with the breakdown voltage of the dielectric. Moreover high dielectric constant materials are also sensitive to temperature [45]. The capacitance can also be enhanced by increasing the usable surface area of the plate but due to limited space on the CMOS chip, it is not possible to extend the area of the plate. However, by using conductive micro/nanostructures giving high surface area (per footprint area) and by optimization of the design the capacitance can be increased. On-chip integratable capacitors have been fabricated by making deep trenches in silicon and using multi stack of dielectric and metal layers lying on the top of each other. High capacitance value of 527 nF/mm\(^2\) was obtained [46].

Table 2. Materials with different dielectric constants values [47, 45].

<table>
<thead>
<tr>
<th>Materials</th>
<th>SiO(_2)</th>
<th>Si(_3)N(_4)</th>
<th>Al(_2)O(_3)</th>
<th>La(_2)O(_3)</th>
<th>ZrO(_2)</th>
<th>Ta(_2)O(_3)</th>
<th>HfO(_2)</th>
<th>HfSiO(_4)</th>
<th>BaTiO(_3)</th>
<th>TiO(_2)</th>
<th>SrTiO(_3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>k</td>
<td>4</td>
<td>8</td>
<td>9</td>
<td>30</td>
<td>25</td>
<td>22</td>
<td>25</td>
<td>11</td>
<td>220</td>
<td>80</td>
<td>2000</td>
</tr>
<tr>
<td>Breakdown Voltage (MV/m)</td>
<td>1000</td>
<td>707</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>135</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1.4. Supercapacitor

1.4.1. Basic

The battery is still the main source of energy for portable devices because of its continuous power delivery for long period of time. Batteries are electrochemical devices which store energy through slow reversible electrochemical reactions. The advantage of the batteries is the high energy density as shown in a Ragone plot, Figure 12. The limitations and problems connected with batteries are low power density, long charging time and a limited number of life cycles (< 2000) due to the loss of active materials during chemical reactions and disposal hazards due to the heavy metals and toxic chemicals used. Batteries limitations and future energy demand pushed to find new energy storage systems with even better performance.

Supercapacitor (SC) or ultracapacitor is also an energy storage technology which inherits the working mechanism partially from capacitor and batteries, and bridges the performance gap between them. The advantages of the SC include quick intake and release of energy, long cycle life (>1000000 cycles) and eco friendliness. The energy density (ca. 10 Wh/kg) is higher than an ordinary capacitor but an order of magnitude less than the lithium ion battery (100 Wh/kg) but the power density is higher than the batteries as shown in Ragone plot, Figure 12.

Due to these particular features, the SC is forecasted to be important source of energy not only for portable devices but also heavy duty machinery for short periods of time. SCs have already been mounted on electronic circuit boards to regulate voltage, to save data from cache and volatile memory during power failure [48]. With the enhancement of energy density, the SCs were also used in hybrid applications to fulfil peak load requirements such as in hybrid cars or for quick response of uninterrupted power system (UPS) [49, 50]. With further improvement, SCs could be used as the independent energy source unit to drive buses and forklifts [51].

Figure 12. Ragone plot.
The electrodes in a SC are immersed in an electrolyte unlike the traditional capacitor where the electrodes are separated by a dielectric. It contains two electrodes, an electrolyte and a separator. The electrolyte is the source for charges and the separator is a semi-permeable membrane which allows the ions to pass through and prevents short circuiting between the electrodes.

On applying a potential across the electrodes the ions in the electrolyte move towards the electrode/electrolyte interface such that the anions move towards the positive electrode and cations towards negative electrode and adhere electrostatically making a double layer, Figure 13a, therefore SC is also called electric double layer capacitor (EDLC). The charge and discharge process is physical giving high power density and very long cycle life, unlike batteries which have lower power density due to slow chemical reaction. During the discharging process the electrons move through the external circuit whereas the ions are released back into the electrolyte, Figure 13b. For a pure EDLC, the capacitance of an electrode is given as

\[ C = \frac{\Delta Q}{\Delta V} \]  

(5)

Where \( \Delta Q \) is the charge build up on an electrode for a certain potential difference \( \Delta V \).

![Figure 13. a) Charged b) Discharged supercapacitor](image)

The charging of the electrode resembles a parallel plate capacitor with capacitance directly proportional to geometrical surface area of the electrode and inversely proportional to the dielectric thickness. No dielectric exists in the EDLC and the opposite charges at electrode/electrolyte interface are separated by a monolayer (Helmholtz layer) of solvent molecules. The Helmholtz layer is considerably thin (0.5-1 nm) resulting in high specific capacitance [52]. The conductive, chemically stable and high surface area porous carbon and carbon nanostructures are the second factor for the enhancement of the capacitance.

The specific energy of the supercapacitor, given in equation (6), depends on the specific capacitance (C) and voltage (V) and can be increased by increasing the capacitance and voltage window.

\[ \text{Specific Energy} = \frac{CV^2}{2} \]  

(6)
The specific power of a supercapacitor defines how quick it can deliver the energy and is calculated using equation (7). The specific power depends on the voltage and the equivalent series resistance ($R_{ESR}$) where $R_{ESR}$ consists of the resistance of the electrode, bulk electrolyte, contact resistance between electrode and current collector and current collector. Nevertheless, the specific power can be increased by increasing the voltage and decreasing $R_{ESR}$.

\[
\text{Specific Power} = \frac{V^2}{4R_{ESR}} \quad (7)
\]

Pseudo-capacitance is another charge storage mechanism which combines the feature of batteries and supercapacitor. The charges are stored through reversible Faradaic oxidation-reduction (redox) reactions similar to the battery but taking place only at the electrode/electrolyte interface. The charge transfer rate is higher than the battery because it occurs at the surface of the electrode resulting in higher power density. The energy density of the pseudo-capacitor is higher than the supercapacitor but the cycle life and power density are lower because the redox reaction is slower than electrostatic adsorption/desorption. The Faradaic charge storage functionality can be added to the carbon based electrode by depositing electroactive metal oxide, by functionalizing the surface using oxygen or nitrogen and by functionalizing with conducting polymers [53, 54, 55] which can provide moderate energy and power density.

No charge transfer occurs across electrode/electrolyte interface in an ideal EDLC but in reality some faradaic charge storage is always involve in the EDLC and will be discussed in this work.

1.4.2. Electrode materials

To meet the requirements for the EDLC the electrode material should be electrochemically stable because the chemically active materials react with electrolyte and get consumed compromising the cycle life. High electrical conductivity of the electrode material is another important aspect which assists the transport of charges at the electrode/electrolyte interface from both mediums and guarantees the higher power density. High surface area of the electrode is more important for high specific capacitance because of the proportionality of capacitance to the surface area.

Carbon is a known material satisfying the set of requirements and is extensively examined for energy storage due to high conductivity, mechanical strength, surface area and chemical stability. Among the different forms of carbon, activated carbon is the one commonly used in commercial supercapacitors where the activation is the process to make pores in the carbon. Backer in 1957 used active carbon to show the EDLC mechanism for the first time and since then it is used in commercial supercapacitors due to low cost, abundant availability, continuous supply, good conductivity and high surface area. The specific surface area of the activated carbon is high (1000-2000 m$^2$ g$^{-1}$) and the resulting specific capacitance should be in the range 200-500 F g$^{-1}$ but the specific capacitance value in reality is lower. This shows that it is not the specific surface area alone which defines the resulting capacitance but the surface area accessible to the electrolyte ions. In fact, the total surface area comprises a wide variety of the pores of different sizes. These pores are distributed in three categories based on the size ranges namely macro pores (>50 nm), mesopores (2-50 nm) and micropores (<2 nm) where mesopores and micropores make significant contribution to the surface area and hence specific capacitance. For the efficient use of the surface area the size of the micropores should be optimized according to the electrolyte used. Kiezek et al. got the specific capacitance of 317 F g$^{-1}$ from activated carbon with a surface area of 3150 m$^2$ g$^{-1}$ using 1 M H$_2$SO$_4$ as electrolyte [56] whereas a smaller specific capacitance of 190 F g$^{-1}$ was obtained from higher
surface area of 3326 m$^2$ g$^{-1}$ using 2 M KOH as electrolyte [57]. This proves that it is not only the surface area but also size of micropores and electrolyte which determine the effective surface area and give higher specific capacitance. The size of micropores should be comparable to the ion size to get maximum specific capacitance [58]. Relative smaller ions size of aqueous electrolyte can diffuse inside most type of micropores resulting in higher capacitance than the capacitance in organic electrolyte [59]. The petroleum-derived coke, pitch and coal are the most common source of activated carbon. The research on these materials is still active and now they are extracted from both renewable and non-biodegradable material such as coconut shell, cigarette filter and scrap waste tires.

Templated carbons are materials with large surface area (4000 m$^2$ g$^{-1}$), good porosity and uniform pore size making them the best candidate material for supercapacitor electrodes [57]. Zeolite or silica templates are used to make templated carbon. Wang et al. used Zeolite of area 670 m$^2$ g$^{-1}$ and made templated carbon of area 2700 m$^2$ g$^{-1}$. The capacitance and energy density obtained was 158 F g$^{-1}$ and 25 Wh g$^{-1}$ at 0.25 A g$^{-1}$ current density and the same amount of energy was retained even at 2 A g$^{-1}$ justifying the role played by uniform pores [60]. Good performance of uniform pores was also illustrated by having high specific capacitance of 300 F g$^{-1}$ from low surface area of 1680 m$^2$ g$^{-1}$ [61]. The problem with templated carbon is their high cost and long synthesis method.

Carbon aerogel is an ultralight solid 3D network of micro and mesoporous network formed by replacing liquid component of the gel with gas by drying the liquid. It can be formed by sol-gel in which expensive chemicals and hard or soft templates are used. The liquid needs to be dried by supercritical drying leaving a solid aerogel. The supercritical step is very complex, dangerous and expensive. Easier and cheaper methods are explored to make carbon aerogel. Wang et al. made carbon aerogel by drying at ambient temperature removing the supercritical drying step and got 187 F g$^{-1}$ in 6 M KOH [62]. The carbon aerogel based composites and their activation of the carbon aerogel are also under investigation to increase the capacitance. Wu at al. used cheap biomass as carbon source to make the carbon aerogel scaffold and made the 3D composite material by incorporating Fe$_3$O$_4$ nanoparticles in it and got high specific capacitance of 333 F g$^{-1}$ in 6 M KOH electrolyte [63]. Chien at al. replaced RuO$_2$, which gives ultrahigh specific capacitance 1580 F g$^{-1}$, by cheaper nickel cobaltite to make composite and got ultrahigh specific capacitance of 1700 F g$^{-1}$ in 1M NaOH electrolyte using 25mVs$^{-1}$ and the specific capacitance was 800 F g$^{-1}$ on increasing scan rates to 500 mVs$^{-1}$ showing the high rate capability of the composite [64].

CNTs are investigated vastly for the EDLC electrodes due to their high conductivity, chemical stability and high surface area. The CNTs do not have micropores and the whole surface area is based on mesopores and because of this readily accessible surface area the CNTs can give high power density. High power density (990 kW kg$^{-1}$) is obtained with specific capacitance of 46 F/g and surface area of 280 m$^2$ g$^{-1}$. Similar kind of structures with higher surface area (500 m$^2$ g$^{-1}$) has higher specific capacitance of 267-315F g$^{-1}$ [65]. In addition, CNTs composite are made with other high porous carbon materials to enhance the specific capacitance. PAN- fibers and cellulose fiber are used to make CNTs/CNFs composite either by direct growth of CNTs on fiber or through electrospinning both simultaneously and specific capacitance of 241 F g$^{-1}$ is obtained [paper IV]. The CNTs are usually grown by CVD or are discharge and are then transferred to a current collector for capacitance measurement.

Nevertheless, when the energy storage is required at very small scale, the areal capacitance becomes more important than gravimetric capacitance and CNTs are already investigated for area limited microcapacitor application. Hsia at al. recently made a microcapacitor by transferring CNTs on flexible polycarbon nanosubstrate and got specific capacitance of 430 $\mu$F cm$^{-2}$ [66]. Similarly, Yun et al. also made micro-supercapacitor based graphene/MWCNTs and got very high capacitance 2.54 mF cm$^{-2}$ [67].
In order to make on-chip capacitor or supercapacitor the fabrication process should be compatible to the CMOS process including the fabrication temperature. The VACNTs and VACNFs were investigated for on-chip application as discussed before but CMOS temperature is lower than the CNTs growth temperature reducing the possibility of having CNTs for on-chip application. However, it can be done by transferring CNTs on CMOS chip using complex and expensive methods which might not be suitable for the industry to adopt. The best is to grow the carbon nanostructure directly on CMOS chip providing better electrical and mechanical performance.

1.4.3. Electrolytes

Different types of electrolytes are used in the supercapacitor such as aqueous, organic and ionic liquid electrolytes. These electrolytes have different viscosity, conductivity and operating voltage range. The aqueous electrolytes have high conductivity but they have a very low operating voltage window of 1.23 V which limits the specific energy but can penetrate inside small pores due to their smaller ion size resulting in high capacitance. Organic electrolytes with larger operating voltage window (2.7 V) are used in commercial devices [68] but they also have some drawbacks such as its high resistivity compared to aqueous electrolytes, toxicity and environment problems. Finally, the ionic liquid electrolytes are expected to fulfill the demands of supercapacitor industry. The ionic liquids have operating voltage window of around 3.5 V [paper IX] higher than both aqueous and organic electrolytes and will ultimately increase the energy density of supercapacitor. Some of the properties of electrolytes are shown in Table 3.

Table 3. Properties of different electrolytes [69]

<table>
<thead>
<tr>
<th>Electrolyte</th>
<th>Cost</th>
<th>Toxicity</th>
<th>Ion</th>
<th>Ion size (nm)</th>
<th>Pseudo-capacitance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aqueous</td>
<td>L</td>
<td>L</td>
<td>K⁺</td>
<td>0.26</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>HSO₄⁻</td>
<td>0.37</td>
<td></td>
</tr>
<tr>
<td>Organic</td>
<td>M/H</td>
<td>M/H</td>
<td>Et₄N⁺, 9ACN (solvated)</td>
<td>1.30</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Et₄N⁺, 9ACN (bare)</td>
<td>0.67</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>BF₄⁻, 9ACN (solvated)</td>
<td>1.16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>BF₄⁻, 9ACN (bare cation)</td>
<td>0.48</td>
<td></td>
</tr>
<tr>
<td>Ionic liquids</td>
<td>H</td>
<td>L</td>
<td>EMI⁺</td>
<td>0.76 x 0.43</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TFSI</td>
<td>0.8 x 0.3</td>
<td></td>
</tr>
</tbody>
</table>

The aqueous electrolyte work best for microporous electrodes because of smaller ion sizes but there will be a decrease in specific capacitance on using a more viscous electrolyte with bigger ion size due to the loss in surface area which is not accessible to the electrolyte. Nevertheless, by optimizing the pores, other electrolytes can help to increase the energy density. Kim et al. showed that the energy density of mesoporous CNFs was 16-21 Wh kg⁻¹ in aqueous electrolyte and 59 Wh kg⁻¹ when organic electrolyte was used [70].


2. Fabrication of carbon nanostructures

The growth of carbon nanostructures such as CNFs and CNTs involves the preparation of substrates before growth which may include providing a substrate, deposition of an underlayer, and a metal catalyst.

2.1. Substrate

The CNTs grown by arc discharge or laser ablation are deposited on the cathode or the walls of chamber. However in the controlled location catalytic growth method, the growth takes place on a substrate. Silicon is extensively used in the semiconductor industry because of low cost and abundant availability so plenty of work is done to grow on a silicon substrate for morphological characterization [71, 72, 73] and to measure their properties [74]. In energy storage systems, the CNTs are directly grown on different types of electrospun CNFs to enhance the surface area of the electrode with a good electrical contact between both nanostructures, however with lower yield [Paper IV and V]. For direct growth on substrate following factors needed to be taken care of:

The substrate should survive the harsh growth conditions generated by high temperatures and gas composition. The substrate should also be flat and stay flat during growth to have uniform contact with the heater to achieve uniform growth. In [Paper V], the length of the CNTs grown on the sheet of electrospun CNFs is random because of its non-uniform contact with the heater.

For the DC-PECVD growth process, the substrate should be electrically conductive as well. In fact, the plasma in DC-PECVD is unidirectional where the electrons move towards the anode and the positive ions go to the cathode and the sample for growth is placed on the cathode. If the substrate or its top surface is insulating, a charge will accumulate on the substrate and cause arcs by local discharge which will result in the damage to the samples or the cathode.

Doped silicon is used as a substrate in [paper I-III and VI-VIII] and stainless steel in [paper IX] because of their metallic behavior and, high melting point which can withstand the growth temperature.

2.2. Underlayer

Previously, putting catalyst on metal layer was avoided due to the perception that the strong interaction between metal and catalyst might limit the catalytic activity and therefore, the CNTs were grown on an oxide. However, a metal layer was needed to examine carbon nanostructures for the applications requiring a metallic contact and therefore, CNTs were grown on silicon wafers. This scheme provided efficient growth but the contact was highly resistive electrically due to the native oxide. The native oxide was removed to enhance the contact but the silicon alone did not support the growth. The growth on silicon with native oxide was still preferred in some application requiring transfer of the CNTs on other substrates for interconnect or to utilize the high aspect ratio of the structures [12, 75]. To solve the contact issue, an underlayer is introduced between catalyst and substrate or metal which serves many purposes in addition to support CNTs growth. To investigate this, CNTs structures are grown and characterized on different metallic underlayers.

In some applications, when the CNTs need to be grown on surfaces which diffuse catalyst or make alloys such as silicide which reduces or eliminates the growth activity of the catalyst, a diffusion barrier layer (underlayer) is deposited, which prevents the catalyst from diffusion and to make the silicide. Graham et al. used Ta layer on copper for interconnects [76].
The carbide formation is considered to stop the growth, and some metal underlayers make carbide with the substrate at the cost of the consumption of carbon feedstock which depletes the supply of carbon to the catalyst and hinder the CNTs growth [77]. So, for an efficient growth the underlayer should suppress carbide formation.

The CNT growth depends on the morphology of the catalyst nanoparticles, and the morphology of the catalyst particles depends on the underlayer-catalyst interaction. In fact, the catalyst film turns into nanoparticles first by a dewetting process and then carbon nucleates on the particles for CNT growth. The morphology of these nanoparticles is defined by the dewetting process which depends on the interaction energy between underlayer and catalyst. Controlled dewetting can be achieved by applying energy to the catalyst film in different ways just before the start of growth. In this way, by optimizing catalyst morphology, the morphology of the CNTs can be controlled [78].

Some metals such as silver, gold, or copper are very good conductors and are used in interconnect applications to enhance the metallic contact of CNTs with the substrate. However, they do not support efficient growth of CNTs. An underlayer or help layer is used for growth on these structures. Yokoyama et al. used Ta and TiN undelayers at the top of the copper for interconnect [79].

The thickness of the underlayer seems to affect the morphology and the density of grown structures. Nessim et al. investigated the effect of the underlayer thickness and found different morphology of grown carbon nanostructures on different thickness of underlayer [80]. Vertically aligned, dense structures were obtained for thin underlayers whereas they were sparse and entangled for thick underlayer. In fact the thicker underlayers broke into bigger grains and the catalyst diffuses at the boundaries of these grains which results in sparse growth.

In contrast to other growth methods, the underlayer plays an even more crucial role in DC-PECVD, which is well-known for the growth of individual and vertically aligned carbon nanostructures. This technique requires the underlayer to be electrically conductive because, the non-conductive surface can create plasma arcs which could damage the substrate and the machine.

In addition, the underlayer in combination with the substrate should be conducting enough that it can drain a significant current to the cathode. Moreover, the adhesion between the underlayer and the catalyst should be good and able to sustain the sputtering and re-deposition by the plasma, which could otherwise destroy the grown structures [81]. If the underlayer is suspected to be etched by the plasma then the thickness of the underlayer should be chosen such that it could sustain the growth time. Similar to other growth processes, many metal underlayers are investigated both for growth and to enhance CNTs-metal contact. Ngo and Sun et al. used Ti/Ni, Al, SiO2 and Cr underlayer to study the effect of catalyst thickness [82, 83] where the nickel layer was added to improve the contact resistance.

Titanium nitride is a very interesting material due to its noble metal properties in addition to high electrical conductivity (4.5×106 Sm−1), and good thermal stability [84]. Due to these excellent properties it has been investigated for energy storage application such as current collector for fuel cells and supercapacitor application [85, 86]. Moreover TiN supports the growth of vertically aligned CNFs [paper VI and VII]. It has already been used as underlayer for carbon nanostructures growth [87, 88].

The morphology of the metal layer also affects the growth and a uniform surface gives uniform growth. The evaporation and sputtering methods give uniform metal surface and the sputtering method has proven to be more helpful and is therefore used to grow VACNFs [paper I-III and VI-VIII].
2.3. Catalyst

A catalyst is required for the growth of the VACNFs/CNTs and it is the main motivation behind the controlled growth. The catalyst is defined in patterned form using lithography or in film form on the substrate [paper I-III, V-VI and VIII-IX]. However it has also been used in other ways for the growth such as in foil form [89], powder [90], supported on metal particles or salt [91, 92, 93], in the precursor gas [94], and catalyst particles on metallic substrate [paper VII].

The interest in the catalytic growth increased drastically when CVD started to be used for CNT growth [95]. By this technique, the carbon nanostructures grow only at the places where there is catalyst, providing the possibility to control the location of growth. The controlled location growth triggered researchers to investigate different metals as underlayers and catalysts for the growth of carbon structures for different applications.

However, one important factor to consider is the formation of catalyst-silicide on the substrate. The catalyst diffuses in silicon to make a silicide which poisons the catalyst and suppresses the CNT growth. Due to the silicide formation, no catalyst islands form before growth even by using pretreatment whereas the same catalyst on a silicon oxide layer on silicon results in island formation [96]. It is observed that silicides form and crystallize on the silicon wafer when no native oxide exists on it. CNT growth was observed on silicon wafers with catalyst deposited on native oxide. In fact, silicide formation also takes place on native oxide but it depends on the temperature as different catalysts have different silicidation temperatures [97]. The nickel silicide formation start at 600 °C and it does not seem to fully poison when grown around 600 °C. Lee et al and Ryu et al. showed growth on native oxide silicon substrates [98, 99] between 550-650 °C temperatures indicating the existence of active catalyst. In contrast to crystalline silicon, amorphous silicon does not seem to poison the catalyst and it needs further investigation. Kabir et al. used amorphous silicon as a buffer layer to grow vertically aligned carbon nanotubes at 700 °C which is 100 °C above the nickel diffusion temperature [100].

As discussed earlier, the catalyst film agglomerates and makes nanoparticles depending on the film thickness and underlayer-catalyst interaction. Boragno et al. investigated the critical thickness of catalyst film for the agglomeration by heating to 700 K. They deposited nickel films of different thicknesses on SiO₂ and found that 5 nm is the critical thickness of nickel film that cause cluster agglomeration whereas smaller thickness did not break up [101].

The morphology such as diameter, length and verticality of grown carbon nanostructures is defined by the growth conditions and the morphology of the catalyst particles. However the morphology of the catalyst particle is partly determined by the catalyst film thickness. Different catalyst materials make different particles defined by the different dewetting behavior of the catalyst which is determined by interaction between catalyst and underlayer metal [102].

To grow CNTs, The catalyst should be of moderate size. Particles that are too big or too small cannot initiate growth. In fact smaller particles are very active and got covered with graphite by dissolving too much carbon in the beginning thus diminishing catalytic activity, however bigger catalyst particles do not provide carbon for nucleation due to slow nucleation rate [103]. Morjan et al. investigated the effect of iron particle size on the formation of CNTs and found that the particles size should be few a tens of nanometer for CNTs growth [104]. Moreover, the diameter of the catalyst particles defines the diameter of the grown CNFs. Thinner CNFs grow from smaller catalyst particles and thicker from the larger diameter [78].

The thickness of the catalyst also affects the growth rate and diameter of the CNFs. The CNFs grown from thicker catalyst particle have slow growth rate and smaller diameter than the catalyst particle diameter whereas growth rate of CNFs is higher in thin catalyst particle
case and the diameter is almost the same as diameter of the catalyst particles. The thicker catalyst particle ends up even thicker from the edges, so the carbon diffuses quicker at the top of catalyst particle and lifts the catalyst particle from the middle. Yan Lil et al. showed that CNF from 400 nm diameter particle with 5 nm thickness gave the same diameter but the diameter of CNFs decreased by 40% when the thickness of catalyst was changed to 30 nm [105]. The CNFs from thicker catalyst were herringbone whereas they were stacked-cup for thin catalyst.

Different metals, composite powder and alloys such Ni, Co, Fe, Cu, Pd, Pt, Ni-P, Fe-Si, Co-Ni, Fe-Cr, Fe-Mo [106, 107, 108, 109, 103] were used as a catalyst. The transition metals Ni, Co and Fe were used extensively to grow both CNTs and CNFs because of their high solubility, high diffusion rate of carbon and also stability at high growth temperature [110]. The Pd catalyst is used both in evaporated film and spin coated nanoparticles form in the [paper I-III and VI-IX].

The film catalyst deposition technique does not seem to affect the growth of CNTs when grown using thermal CVD. In contrast, the nanoparticles have different factors that influence the growth such as solution type and concentration of the catalyst nanoparticles. The CNFs of different densities and almost similar diameter are grown using PVP-Pd solution containing different concentration of palladium catalyst nanoparticles, [paper VII].

Nevertheless, the deposition method does not have big impact in the growth of carbon nanofibers except the non-uniformity and density of CNFs when grown at high temperature. The CNFs grow from both film and sprayed catalyst at high temperature. A difference between deposition techniques is observed when CNFs are grown at low temperature. The Ni catalyst deposited by electrochemical method results in granular morphology which grow longer nanofiber than PVD deposited film when grown at 450 °C, Figure 14 [111].

Figure 14. SEM images at 45° tilt (a) Electrodeposited Ni film (b) Sputtered Ni film (c) After CNF synthesis by PECVD on electrodeposited Ni film (d) After CNT synthesis by PECVD on sputtered Ni film [111].
In [paper VII], the Pd catalyst nanoparticles are made by a stabilized Pd-polymer solution. By this method, the Pd nanoparticles of optimal size and concentration can be obtained and thus CNFs with controlled diameter and density can be grown. TEM images of palladium nanoparticles from different solutions are shown in Figure 15. By using different polymer-Pd particle compositions the VACNFs are grown at low temperature such as 350 °C. The polymer based palladium nanoparticles are prepared by a very simple, fast and cost effective method giving proper yield of good quality structure. The simple, fast, cost effective and high quality process is considered an industry compatible process and the synthesis process of these nanoparticles fall in same category thus claiming it an industrial compatible process. These kinds of palladium nanoparticle could also be deposited on the substrate using air brushing, spray and spin coating methods. We deposited the nanoparticles using spin coating technique which is a cheap and quick technique. This deposition method does not require expensive machine and fancy cleanroom facility but can use a cheap spinner outside clean room. Moreover, the polymer nanoparticle solution can be used to define patterned catalyst nanoparticle with reduced number of steps.

Figure 15. TEM pictures of palladium nanoparticles. a) Solution A b) PVP/Pd (8:1) solution [paper VII].

2.4. Buffer layer

A buffer layer is a thin metal or oxide layer deposited underneath the catalyst which can serve different purposes. It could help to grow carbon nanostructures on the metal surfaces which do not support growth either due to poisoning of the catalyst or by Ostwald ripening [112]. Kabir et al. shows that metal underlayers deposited by evaporation do not support growth on nickel catalyst in PECVD growth condition whereas CNFs grow by introducing thin amorphous silicon layer under the nickel [113]. Also, silicon substrate with or without native oxide poison the iron catalyst and does not support growth. We can summarize that contrary to crystalline silicon substrates, presence of amorphous silicon support condition to grow carbon nanostructures. Thus, utilizing a buffer layer may act as an additional engineering parameter to influence the growth of carbon nanostructures.

In addition to growth support, the buffer layers are also investigated for higher growth rate and longer carbon nanotubes which are related to the catalyst activity and longer life. The mild oxidizing species under the catalyst keep the catalyst active and enhance the efficient growth of carbon nanostructures.
Many complicated processes could take place between the buffer layer and the catalyst. In fact, iron could be oxidized by exposure to atmosphere or by deposition at high pressure and one of the major role of buffer layer, discussed in many research papers, is to reduce the oxidized iron catalyst (Fe₂O₃) into iron. Secondly, the mild diffusion of catalyst into the buffer layer protects it from Ostwald ripening which increases the catalytic activity and life of the catalyst.

Different types of metals and oxides are used as buffer layer such as Al, Al₂O₃, Mo, TiO₂ and long bundles of carbon nanotubes are obtained using thermal CVD [114, 115, 107]. In fact, different buffer layers activate the catalyst differently which results in different growth speed, length or growth temperature. The alumina buffer layer grows longer nanotubes with high speed [116] whereas titanium buffer layer grow at lower temperature [117].

The aluminum buffer layer is used here which however gives less efficient growth than alumina but it gives a metallic contact between substrate and the grown carbon nanostructures. However no buffer layer is used for carbon nanofibers growth in DC-PECVD process. In this system, the palladium catalyst film is directly deposited on sputtered metal which seems not to poison the catalyst and also saves it from Ostwald ripening to an extent to stop the activity of the catalyst.

2.5. Thermal CVD growth of carbon nanotubes

Thermal CVD containing heat as a source of energy is mostly used to grow carbon nanotubes. In a typical thermal CVD the substrate is placed on the heater which is heated to the required temperature. The catalyst film on the substrate turns into particles by a dewetting process and it takes place under certain process conditions. The carbon source gas decomposes and diffuses onto the catalyst particles and nucleate the CNTs following the process described in Figure 7. The carbon keeps diffusing on the catalyst and the CNTs continue to grow in length as long as the catalyst is active. The activity of the catalyst gets blocked by encapsulation with amorphous carbon. Therefore another second gas also called carrier gas is used which etches the amorphous carbon from the surface of the catalyst. The carbon source and carrier gas are introduced simultaneously inside the system with balanced flow ratio for efficient growth. Higher carbon feedstock concentration will result in faster coverage of the catalyst surface with amorphous carbon, thus stopping the activity of the catalyst for growth. In contrast a higher concentration of the carrier gas will limit supply of carbon feedstock resulting in suppressing the CNT growth. A schematic diagram and original image of thermal CVD system for CNTs is shown in Figure 16. The grown CNTs are shown in SEM image grown on electrospun CNFs [paper IV and V], in which the catalyst containing aluminum and iron coated electrospun CNFs is placed on the heater and the growth is performed at 700 °C temperature using acetylene and ammonia as a source and carrier gas.
2.6. PECVD growth of carbon nanofibers

The growth mechanism of vertically aligned carbon nanofibers by DC-PECVD is still not fully understood due to the many parameters such as plasma chemistry, catalyst, catalyst-underlayer interaction etc. Researchers are still striving for full knowledge about growth mechanism to optimize these structures to make them industry compatible.

The vapor-liquid-solid (VLS) model, a popular model for explaining growth of metal nanowires, was used to describe the growth process of carbon nanostructure by chemical vapor deposition. According to the model, the carbon adsorbed on the catalyst which was in liquid form and upon supersaturation of the catalyst the solid carbon nanostructures precipitated out [118] and this model could still be true for carbon nanotubes at high temperature. However, this model was later discarded when carbon nanostructures were grown at low temperatures. The growth temperature was quite lower than the melting temperature of the catalyst. Yu et al. grew carbon nanofibers using copper catalyst at 260 °C temperature which is significantly lower than the melting temperature of copper (1000 °C) where the growth was done by thermal chemical vapor deposition excluding the doubt of extra heating by plasma [119]. The growth at such a low temperature proved that the catalyst was still in solid form during growth instead of liquid form. So the growth model was modified to a vapor-solid-solid (VSS) form which means that the vapors from carbon feedstock dissolved on solid catalyst and precipitated as carbon nanostructures when the catalyst was supersaturated by carbon. The catalyst film breaks into nanoparticles by dewetting which depends on the catalyst-metal interaction and pre-treatment. The same vapor-solid-solid model applies, paper I-III and VI-IX where the carbon nanofibers are grown by DC-PECVD process on palladium catalyst film at 350 °C temperatures which is lower than the melting temperature of palladium which is around 1500 °C.

The low temperature growth using PECVD can easily be understood in term of activation energy and Hofman did a great job in this regard. The activation energy of nickel catalyst in plasma CVD (0.2-0.5eV) is much lower than its activation energy in thermal CVD (1.2-1.8eV) and the difference is similar to the surface diffusion of carbon and bulk diffusion of carbon into nickel catalyst [120]. The low activation energy is responsible for the low temperature growth in plasma CVD and it is the plasma which helps in lowering the activation energy. The lowering of activation energy is further clarified with help of the four steps of the growth mechanism shown in Figure 7, and their activation energies are compared to see which step has higher energy barrier than others. Hofmann et al. studied the activation barrier for these steps on Ni (111) catalyst using acetylene and ammonia precursor. The activation energy of carbon diffusion in Ni (111) was 0.4 eV. The adsorption and desorption
energy of acetylene and ammonia in thermal CVD was 0.9 eV and 1.3 eV. So the adsorption and desorption are rate limiting steps in thermal CVD. These high activation energy barriers are reduced with the help of plasma so the rate limiting step in PECVD is diffusion of carbon in catalyst which itself has low activation energy barrier (0.4 eV) which justifies the possibilities of CNFs growth in PECVD at low temperature [121].

There are two type of growth modes of carbon nanotube/nanofiber namely 1) tip growth and 2) base growth. In tip growth the catalyst particles lies at the tip of the grown carbon nanostructure where the catalyst lies at the bottom in base growth. It was perceived that the growth model is controlled by the adhesion force of catalyst particle with the substrate or the underlayer and this adhesion force is defined by the morphology of the underlayer. The base growth occurs for the stronger adhesion between catalyst-underlayer and the tip growth occurs for weak adhesion [122, 123]. If the pore size in the underlayer is comparable to the catalyst particle size, the particle sticks inside the pore having stronger adhesion force with the underlayer, resulting in base growth whereas weaker adhesion happens between underlayer with small pore size and big catalyst particle which result in tip growth carbon nanotubes [124]. The base growth from smaller particles was also explained such that the small catalyst particles are chemically more reactive. The carbon diffuses and makes a hemispherical graphene cap quickly isolating the catalyst surface from further carbon. The carbon then incorporates from the edges of the catalyst particles. In contrast, for bigger catalyst particles, the carbon takes a long time for diffusion before making a cap and the carbon chain diffuses earlier at the metal catalyst interface and lifts the particles resulting in tip growth [125]. This model is contrary to what Dijon et al. showed on the basis of oxidation state of iron at the time of growth that the iron is in oxidized state in base growth mode and iron oxide is more stable than iron itself. However, tip growth occurred from the same size of un-oxidized catalyst particle in thermal CVD [126]. Tip growth always occurs from thicker catalyst on metal underlayers in plasma CVD which could be caused by the thermal gradient between the catalyst particles and substrate. In plasma CVD, the thermal gradient is towards the catalyst due to plasma heating supporting tip growth whereas in thermal CVD, the substrate temperature in contact with heater is higher than the top of catalyst particle. The thermal gradient towards the substrate gives rise to base growth [127, 83]. In addition, plasma etching keeps the catalyst surface clean for further carbon incorporation from the surface of the catalyst. Nevertheless, a thick layer of palladium catalyst deposited on the titanium nitride gives rise to bigger catalyst particles and thus results in tip growth carbon nanofibers as shown in Figure 17.

![Figure 17. Tip growth of carbon nanofibers grown at a) 500 °C and b) 550 °C](image-url)
The mixture of two gases is used to grow carbon nanostructures in which one is the carbon source gas and other is a carrier gas. The source gases provide carbon feedstock for the growth whereas the carrier gas is used to etch the amorphous carbon during growth and keep the catalyst active. Hydrocarbons are mostly used as the carbon source gas because of their support to grow a wide variety of carbon nanostructures. Methane (CH₄) [128, 129, 130], ethylene (C₂H₄) [131, 132, 14] Acetylene (C₂H₂) [133, 83], ethyl-alcohol (C₂H₅OH) [134] and carbon monoxide(CO) [135] are most commonly used carbon source gas whereas hydrogen (H₂) and ammonia (NH₃), in addition to (nitrogen) N₂, Ar (argon) and sometimes oxygen are used as carrier gas. Depending on the growth requirement different combination of carbon precursor and carrier gases are used. The mixture of acetylene and ammonia gases is frequently used in PECVD for the growth of vertically aligned carbon nanofibers [136, 78, 105, 100, 137]. The CN and atomic hydrogen are the active species generated from the gases in the PECVD process which etches the amorphous carbon from the catalyst to keep it alive for carbon diffusion. Atomic hydrogen is generated more effectively from the ammonia than molecular hydrogen which was proved by the enhancement of growth in atomic hydrogen when a small amount of ammonia was introduced in CH₄/H₂ plasma [138]. The acetylene is the main carbon source for the growth of carbon nanostructure even when growth is performed using methane because methane decomposes into different other carbon species during plasma growth and acetylene is one of them. In addition, the acetylene is unsaturated hydrocarbon which can be decomposed at even lower temperatures [139] and also provide more ions in the plasma which can help to remove amorphous carbon [140]. Because of these salient features of acetylene and ammonia, their mixture enables the growth of carbon nanostructure at such a low temperature (350 °C and 390 °C) described in [paper I-III].

![Schematic diagram of DC-PECVD system](image)

Figure 18. Schematic diagram of DC-PECVD system [145].

The precursors gas ratio, flow, pressure, temperature, plasma current and biasing voltage are the main parameters for the growth of carbon nanofibers. However random parameter setting does not grow carbon nanostructures especially at low temperature. Different ammonia-acetylene gas ratio is used depending on the substrate-catalyst scheme. For the PECVD case, a higher concentration of ammonia (etching gas) will etch the catalyst or any grown structure in addition to low growth rate due to low supply of carbon feedstock. Lee et al. grew using NH₃/C₂H₂ ratio 3, 4, 5 and showed inverse relation of growth rate with
ammonia and it was because of the increase in etching species whereas carbon source species remained the same [141]. Bell et al. showed that 20% of acetylene is the optimum ratio for the growth. They argued that no extra carbon deposition take place at optimum gas ratio, the excess gas phase carbon form HCN gas which is pumped out.

The morphology of the carbon nanofibers changed from cone to long conical structures with higher gas flow and considerable increase in the growth rate of the carbon nanofibers [142]. The schematic diagram of PECVD growth system is shown in Figure 18.

The pressure plays another role in the growth of carbon nanofiber. At high temperature, the carbon nanofibers can be grown both at high and moderate low pressure using acetylene and ammonia gas mixtures. The growth rate has shown to increases with the increase in gas pressure up to 10 Torr [96]. At high pressure more gas precursors are available for growth. Higher pressure than 6 Torr is used to grow the carbon nanofibers by PECVD using acetylene and ammonia gas mixture [143, 144]. Such processes can be made CMOS compatible in terms of temperature [paper I-III and VI-VIII].
3. Characterization of carbon nanostructures based devices

This chapter describes the fabrication and evaluation of the devices based on carbon nanostructures grown at CMOS compatible temperature. Primarily, small size and fine pitch bumps of VACNFs, and then their composite with solder and polymer are characterized electrically and mechanically to show that VACNFs can potentially improve the reliability of interconnects. Then VACNFs and CNTs are evaluated for supercapacitor applications including a coin-cell supercapacitor device. Moreover, VACNFs are also evaluated for on-chip supercapacitors and then on-chip solid-state micro-supercapacitors devices are demonstrated. On-chip supercapacitors can be the potential sources of energy to power on-chip micro-devices for IC’s and IoT. Finally parallel plate on-chip integrated capacitors are characterized.

3.1. Interconnects

3.1.1. Mechanical Characterization

It is important to understand the mechanical properties of the individual CNF and also when used as turfs for their integration application in the SiP, SoC and chip-stacked packaging. The general spread in the reported CNF performance [26] is likely ascribed to the different growth conditions and methods used for the CNFs characterization. Therefore, test structures as close to real interconnects as possible (grown under the same conditions and on the same substrates) must be used to gather relevant information and use it input circuit designer.

The mechanical characterizations of VACNFs are performed using different techniques for different applications. The deflection angle of a single VACNF is found through bending tests conducted inside an SEM using a nanoprobe. The CNF can be bent up to 70° from its axis and returned back to initial position elastically [146]. This specific test can be beneficial for designing nanoelectromechanical systems based applications. In the same work, nanoindentation and uniaxial compression tests using a flat punch indenter were conducted to get the axial young’s modulus (~ 816 GP) of a single VACNF grown at 700 °C. Similar axial Young’s modulus value ~900 GP is obtained for the CNFs film measured by AFM in tapping mode using a pyramid shaped tip.

Nanoindentation is a non-destructive technique used to characterize the hardness and modulus taking place at micrometer or nanometer scale. An indentation tip of precise shape is used with very small load of few milinewton which makes an indent of a small area comprised of a few square micrometers. A load-depth curve is plotted while moving the tip down and retracting back and we get the data at run time because of the known geometry of the indentation tip. This method allows measurement on rough and porous surface. However it is cumbersome to measure porous materials with other indentation methods where the indentation tip of unknown area is used, and indentation area is measured using fancy techniques such as AFM and SEM. Nevertheless, the stiffness is measured from the slope of the retraction part of the load-depth curve and the elastic modulus is deduced from the stiffness. Finally the hardness is measured using load per unit indentation area [147]. The hardness and the Young’s modulus is higher for CNFs grown at low temperature, Table 4 resulting from the higher number of CNFs in contact with the indentation tip due to their higher density, Figure 19 [148]. The very low values for 550 °C growth might be due to even lower numbers of CNFs in contact with the indentation tip.
Table 4. Mechanical properties of VACNFs turfs grown at different temperatures.

<table>
<thead>
<tr>
<th></th>
<th>Growth at 390°C</th>
<th>Growth at 550°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardness (KPa)</td>
<td>8-8.5</td>
<td>1.8-4.4</td>
</tr>
<tr>
<td>Elastic modulus (MPa)</td>
<td>0.84-1</td>
<td>0.26-0.84</td>
</tr>
</tbody>
</table>

3.1.2. Electrical Characterization and modeling of CNFs resistivity/conductivity

The basic electrical characterization of CNFs turfs is important for the application designing because the CNFs grown at different conditions have different electrical properties such as contact resistance between CNFs and substrate, and the resistivity of the CNFs. In [paper I] the electrical resistivity of CNFs grown at different temperatures, Figure 19, was directly measured using a card mounted on the system which can give precise control of the vertical force, thus preventing turfs from damage [149]. The intrinsic resistivity of the CNFs could then be directly extracted, using the Transmission Line Model of Kelvin measurements of the CNFs turfs of different height. The conductivity of the low temperature grown single CNF (6.53x10³ S/m) is 9000 times smaller than that of the copper (5.92x10⁷ S/m) which is the material currently used in CMOS technology for interconnects. To use for interconnect purposes, the conductivity of CNFs can be enhanced by coating with metals or making solder composite which will also enhance the mechanical strength of the interconnects.

Figure 19: CNFs turfs structures grown at a) 550 ºC b) 390 ºC

In these technique, the electrical resistances of the CNFs are measured in a Kelvin probe configuration, Figure 20a. The resistance of the turfs increases with the fiber length, showing uniform behavior of the turf. The total resistance of the CNFs bump is the sum of the resistance of CNFs turf and their contact resistances both with the substrate and the metal pad, Figure 20b. The serial combination of the resistances is given as
Figure 20. Schematic diagram of a) Kelvin measurement b) Resistances involve in probing of CNFs [paper I.]

\[ R = R_{\text{CON1}} + R_{\text{CNF}} + R_{\text{CON2}} \]  \hspace{1cm} (8)

In order to find the contact resistance and resistance of the CNFs turf, the resistances of the bumps are plotted vs the lengths for CNFs grown at different temperatures as shown in Figure 21. The lower resistance of 550 °C grown CNFs is due to high purity level of CNFs [150].

A model is made to extract the resistivity of single CNF from the measurement, and the resistivity is also calculated from the plots using the same assumption as in the model. Finally, the conductivity of the single CNFs is calculated.

Figure 21. Measurement of the CNFs turfs [paper I].

Figure 22. Schematic diagram of a) Transmission line measurement b) CNFs turfs [paper I].
Here, the \( R_s \) is the resistance per unit length of the CNFs turf and \( L \) is the length of the turf and thus \( R_s \times L \) is the resistance of CNFs in the turf, Figure 22.

So the above equation becomes

\[
R(L) = R_{CON1} + R_{CON2} + R_s \times L \tag{9}
\]

The resistance per unit length \( (R_s) \) measured as

\[
R_s = \frac{\text{resistivity} \times 4}{\pi \times D_f^2} \tag{10}
\]

Where \( D_f \) is the cross section diameter of all CNFs combined in the turfs, given by

\[
D_f = F \times D \tag{11}
\]

Each CNF in the turf is considered as a perfect cylinder of diameter 100 nm and all the CNFs in a turf are resistors of identical resistance lying in parallel format. Since the growth of the CNFs sparse so the fill factor of CNFs is \( F \) in the area of turf of diameter \( D \). So the number density of CNFs will be

\[
N = F \times \frac{(\pi \times D^2/4)}{(\pi \times d_{cnf}^2/4)} \tag{12}
\]

\[
N = F \times \frac{D^2}{d_{cnf}^2} \tag{13}
\]

The resistivity of the single CNFs:

\[
\text{resistivity}_{\text{cnf}} = \text{resistivity} \times N
\]

\[
eq N \times R_s \times (\pi \times (F \times D)^2)/4
\]

\[
\text{conductivity}_{\text{cnf}} = 1/\text{resistivity}_{\text{cnf}}
\]

### 3.1.3. Wettability by Solder

The low electrical performance of CNFs as found from the previous measurements prevent them to be used as interconnect pillar autonomously. However, the CNFs composites with solder or metal are the potential CNFs based solution which can enhance the electrical performance and mechanical stability of interconnects. To assure reliable composite formation it is important to find the wettability of the CNFs by the solder where the wettability determines as how much a molten solder can spread on the CNFs. In fact, the solder bumps provide both the electrical connection and mechanical support to the chip assembly, and defines the overall performance of the electronics device. In traditional lead based solders the wettability was provided by the lead. Today a considerable effort is conducted worldwide to optimize the properties of lead free solder for interconnect. Different types of nanoparticles are added to enhance the wettability of the solder. Moser et al. added small amount of indium into SnAgCu solder and wettability angle decreased from 37° to 22°.
The CNTs are already believed to enhance the mechanical strength of the solder by bridging the brittleness of the solder.

The wettability is tested in different ways and the wetting angle test is quite common in which the angle between liquid drop and the surface determine the wettability. The lower wetting angle gives better wettability.

In [paper II], the wettability of CNFs by the solder is demonstrated in two different ways beside the wetting angle method. In the first method, In290 solder is used to wet the CNFs where In290 is an alloy of indium and 3% silver. The silver improves strength, and wettability and low-temperature malleability are similar to the indium. The electrical resistivity, melting point and tensile strength of the solder are $7.5 \times 10^{-6} \, \Omega \cdot \text{cm}$, $143 \, ^\circ \text{C}$ and $5.5 \, \text{MPa}$. A drop of the solder is applied on the CNFs using drop casting method and analyzed using high resolution tunneling electron microscope (HRTEM) image, Figure 23. The image clearly shows that solder has really penetrated inside the CNFs film and filled the space between them. The absence of voids in between the CNFs-solder proves the good wettability of CNFs.

Figure 23. Cross-sectional TEM image of CNFs wetted in Ind290 solder [paper II].

### 3.1.4. Electrical performance

The wire bonding packaging was partially eliminated from microelectronics due to the rise in the density of I/O interconnect, and taken over by the flip chip which started from the C4 (controlled collapse chip connection) solder bump technology by IBM. The flip chip technology is keeping the pace with small size and fine pitch I/O’s density however by using the different materials for the bumps. The solder balls face limitation at low dimension such as fatigue and creep caused by thermo-mechanical stress in solder joint due to CTE difference of the materials, EM failure and IMC formation [152]. The solder bump was replaced by the copper pillar technology where the pillars contain solder cap to make joint with the pad. Amkor introduced 40 µm copper pillar with 80 µm pitch in 45 nm node application processor where the caps were made of SaAg solder [153]. However, IMC formation and EM are still
the main limitation of the copper pillars [8], in addition to bridging of the neighboring copper pillars due to spreading of the solder [154].

To present carbon nanostructure as a reliable solution of current and future interconnect challenges the electrical properties of these materials are measured in different ways. Chen at al. measured by bonding two transferred CNFs pads on two different solder coated substrate and achieved 360 mΩ bump resistance [155].

To assess the electrical performance of the CNF-metal composite for interconnect kelvin probe measurements or daisy chains [156] are the method of choice. Yet for technological proof of concept relative measurements [paper II] can be well illustrative, less time consuming and much more economical to perform. In [paper II], CNFs/solder composite joints were realized with the use of a flash gold layer and standard thermal compression assembly technique. The 2-probe I-V curves and extracted resistance curve for bare metal and metal coated CNFs samples are shown in Figure 24a and b. The CNFs/solder composite-bumps interconnect show similar linear current-voltage behavior as a bare metal contact and have almost similar electrical resistance. The resistance of metal coated CNFs is higher which could be due to poor gold coating of CNFs. Similarly electrical performance of fine pitch CNFs bump proposed in paper I can also be improved by selective electroplating.

Figure 24. Electrical characteristics of solder bumps on Gold coated a) silicon chip b) CNFs chip. [Paper II]
3.1.5. Bonding performance

Along with good electrical contact between chip and substrate, good mechanical strength is also important. The solders provide the good mechanical strength in solder based interconnects, and in ACF based interconnect the mechanical strength is provided by the paste. The mechanical strength of the bonded chips is measured by measuring shearing strength which is conducted by applying a force using stylus [155].

Low temperature polymer could be advantageously used as adhesive for bonding [paper II]. The VACNFs are grown on three silicon carbide (SiC) power transistor chips and polymer is spin coated on to make a CNFs-polymer. The chips are bonded on three different types of readout chips as shown in Figure 25 [paper II].

A commercial lead frame substrate with 1.45x1.45 mm² CNFs chip bonded on it is pasted on a piece of metallic block using strong adhesive and the whole assembly is placed on the digital weight machine used in kitchen. A piece of hard plastic wedge is attached with the cylinder to apply force above on the bonded chip. The force applied by the pump is read from the weight machine. The average force was 2300 g (10 MPa) which qualify the assembly as MIL X1 standard of microelectronics. The electrical measurement conducted on silicon substrate [paper II] shows linear I-V curve with good Ohmic contact.

Figure 25. a) SiC power transistor with CNFs bonded on a Silicon substrate b) Si-CNFs chip bonded with commercial lead frame c) SiC bonded with DCB substrate [Paper II].
3.2. Electrochemical Characterization of supercapacitor

The combination of different electrochemical characterization techniques are used to assess performance of the supercapacitor such as cyclic voltammetry (CV), galvanostatic charge/discharge (GCD) and electrochemical impedance spectroscopy techniques (EIS). Moreover, to assess the performance of the electrode material only or as the complete cell three electrode or three electrode measurement setups are used. This session deals with the different characterization techniques and measurement setups and finally describes the performance of the carbon nanostructured based electrode materials presented in [paper IV-VII].

3.2.1. Cyclic Voltammetry

Cyclic voltammetry is widely used to characterize electrode materials. The potential applied to the electrode is scanned between two voltage limits with linear scan rate and the current is measured. The voltage scan reverses direction on reaching the voltage limit to complete cycle. The current at the electrode is plotted vs applied voltage which results in cyclic voltammogram (CV). The CV curve of an ideal EDLC electrode is rectangular as shown in Figure 26, where the current changes sign immediately when the direction of the voltage scan rate is reversed. The capacitance of an ideal supercapacitor can be measured using equation (15). However, many non-ideal elements such as pseudocapacitance, electrolyte degradation and rate limitation are involved in the supercapacitor, therefore a real voltammogram usually deviates from rectangular CV shape, as shown in Figure 26. The pseudocapacitance represented by peaks in the blue CV curve originates from the redox reaction taking place at the surface of the electrodes. The electrolyte degradation happens when the voltage range exceeds the stable voltage window of the electrolyte. The faradaic reaction occurs due to the degradation of electrolyte resulting in higher current shown by the peaks at the extreme voltages in the CV. Finally the rate limitation comes from the slower response due to the different resistances involve in the system.

\[
C = \frac{i}{s}
\]  

(15)

Where \( s \) is the voltage scan rate

![Figure 26. CV curve of ideal EDLC and the effect of redox reaction on ideal capacitor.](image)
Therefor the specific capacitance is measured by integrating the charge or discharge curve of CV divided by the voltage using equation (16)

\[
C_{sp} = \frac{\int i dV}{ms(V_2-V_1)}
\] (16)

Where \(s\) is the voltage scan rate, \(V_2-V_1\) is the voltage scan range in the CV, \(i\) is the current and \(m\) is the mass of the electrode (can be area if areal capacitance is required).

Because of the redox reaction the charge and discharge curve are not symmetric and the capacitance is, therefore measured as average of charge and discharge curves. In [paper IV-VIII] cyclic voltammetry is used for capacitance measurement.

3.2.2. Galvanostatic Charge/Discharge

The galvanostatic charge/discharge (GCD) is another technique for characterization and give additional information about the supercapacitor behavior. In GCD the charging and discharging is performed using controlled current and voltage vs time is monitored, Figure 27 unlike CV where the controlled voltage is used for charging/discharging. The GCD is mostly used to measure the capacitance, cycle life of the supercapacitor and the IR drop. The IR drop is voltage drop due to the internal resistance at the beginning of the discharge represented by the vertical line in the discharge curve, Figure 27. The internal resistance also called equivalent series resistance (ESR) can be calculated from equation (17).

\[
ESR = \frac{\Delta V_{drop}}{\Delta I} (\Omega)
\] (17)

where \(\Delta I\) is the difference between charging \((I_1)\) and discharging \((I_2)\) currents when the direction of the current is changed for discharging and given by \([I_1-I_2]\).
The capacitance is measured from the discharge curve using equation (18). The charge and discharge curves are linear and symmetrical at various current for an ideal capacitor [157].

\[ C = I \frac{dt}{dV} \text{ (F)} \]  

(18)

Where I is constant discharge current (A), dV/dt is the slope of the discharge curve after ΔIR drop.

Cyclic charge discharge techniques is used to measure the cycle life in which the supercapacitor is charged and discharged to specific number of cycles and the capacitance retention after last cycle gives the cycle life.

3.2.3. Electrochemical Impedance Spectroscopy (EIS)

EIS is the characterization techniques which gives detailed information about the behavior at the electrode/electrolyte interface and also give other frequency dependent resistances in addition to Ohmic resistance or ESR.

In this technique, the system is perturbed using a small sinusoidal potential, applied in the frequency range 10 mHz- 1 MHz. The ratio of corresponding sinusoidal current and voltage signal give the complex impedance for a particular frequency. In a capacitor, the current lags the voltage by an angle (ϕ), and the ϕ is 90° for an ideal capacitor so if the applied voltage is

\[ V(\omega) = V_o \text{exp}(j\omega t) \text{ (V)} \]  

(19)

The current will be

\[ I(\omega) = I_o \text{exp}(j\omega t + \phi) \text{ (A)} \]  

(20)

Where the \( V_o \) and \( I_o \) are the maximum amplitude of voltage and current signal.

The electrochemical impedance will be

\[ Z(\omega) = \frac{V(\omega)}{I(\omega)} = \frac{V_o}{I_o} \text{exp}(-j\phi) \text{(Ω)} \]  

(21)

The complex impedance can be represented as

\[ Z(\omega) = Z_{Re} + jZ_{Im} \]  

(22)

Where \( Z_{Re} \) and \( Z_{Im} \) are the real and imaginary parts of the impedance, respectively.

The impedance modulus is

\[ |Z(\omega)| = \sqrt{Z_{Re}^2 + Z_{Im}^2} \text{ (Ω)} \]  

(23)

The phase angle is

\[ \phi = \arctan\left(\frac{Z_{Im}}{Z_{Re}}\right) \text{(°)} \]  

(24)
Two types of plots are derived from the EIS data for analysis of supercapacitor: the Nyquist plot and Bode plot. In a Nyquist plot, the imaginary part of impedance is plotted versus the real part of the impedance. The Nyquist plot of an ideal EDLC will be a vertical line containing only the double layer capacitance, Figure 28a. However, the plot contains three parts, an intercept at x-axis at high frequency (Rs), a semi-circle loop (Rct), a linear (Warburg) region (Rw) and a vertical line in low frequency region, Figure 28b. The Rs represents the real impedance (Ohmic resistance), which is the sum of the current collector and bulk electrolyte resistances. The diameter of semi-circle represents interfacial charge transfer resistance [158]. The Rw region is the straight line at 45° representing diffusion resistance, which arises at high frequency due to the lower time available for ions to diffuse inside the small pores of the electrodes. The vertical line represents the dominant capacitive behavior by the formation of electrical double layer [159]. However, the Nyquist plot does not give the frequency of particular point on the plot. By considering the capacitance and resistances, the basic equivalent circuit model of a supercapacitor thus becomes, Figure 28b.

Figure 28. a) Nyquist plot of EDLC a) Ideal b) Ordinary c) Basic equivalent circuit of EDLC.

The Bode plot gives the information about the frequency behavior of the supercapacitor. In such a plot, the modulus of the impedance and its phase angle are plotted vs the frequency. A -90° phase angle represents the ideal capacitive behavior of the supercapacitor at particular frequency or frequency range. However in real supercapacitors the phase angle does not reach -90° and stays between minus 80-84° mainly due to the Rs of the system [160]. The frequency, for which the phase angle reaches -45° (i.e. equal capacitive and resistive contribution) called the characteristic frequency (f₀) and it is used as a figure of merit of a supercapacitor for comparison purpose. At frequencies above f₀ the resistive behavior of the impedance dominates whereas below f₀ the capacitive behavior of the impedance dominates. The time constant defined as 1/f₀, is the minimum time required to discharge the capacitor with more than 50% efficiency [161]. The characteristic frequency activated carbon is usually close to 1 Hz [162] and efforts are made to increase f₀ for high frequency application, the f₀ of value 3579 Hz is shown for graphene based micro-supercapacitor with corresponding time constant of 0.28 ms [161].

### 3.2.4. Measurement Setups

There are two type of measurement setup, one with two and the other with three electrodes. In three electrodes setup the electrode materials are characterized against the electrochemical stable electrodes called reference electrode and counter electrode. The potential of the electrode material is measured accurately relative to a reference electrode where the reference electrode has a known redox potential. The current against counter electrode is monitored to...
assess the electrode/electrolyte behavior. In this way, the fundamental properties of the electrode material can be monitored. It gives the capacitance of the single electrode and therefore it is also called half-cell measurement.

In two electrodes setup both electrodes contain materials for energy storage and are separated by semi-permeable membrane which prevents electrodes from short circuiting and allows only the ions to pass. This is used to measure the full device and therefore the measurements are called full-cell measurement. The electrodes in the cell are typically symmetric to get maximum capacitance and by this the capacitance of the one electrode can be estimated.

In fact there is a double layer charging on both sides of two identical double layer capacitors are connected in series in a complete symmetric supercapacitor and the capacitance of the single electrode can be calculated as

\[ \frac{1}{C_{\text{total}}} = \frac{1}{C_i} + \frac{1}{C_1} \]

where \( C_{\text{total}} \) and \( C_1 \) are the total capacitance and capacitance of single electrode of the supercapacitor

\[ C_1 = 2C_{\text{total}} \]

For gravimetric specific capacitance of single electrode \( C_{\text{sp}} \), the equation will become

\[ C_{\text{sp}} = \frac{4C_{\text{total}}}{m} \]

where \( m \) is the total mass of the electrode material inside the supercapacitor.

### 3.2.5. Electrode materials

As indicated in the precedent sections, the performance of the supercapacitor can be enhanced by increasing the specific surface area and the conductivity of the electrode materials and carbon nanomaterials such as carbon nanotube, carbon nanofiber and graphene are investigated extensively because of their high conductivity, chemical stability and high surface area. The theoretical surface area of graphene and open tips CNTs is around 2200-2600 m²/g and the corresponding specific capacitance of graphene is 550 F/g. Several composite materials made of different carbon nanomaterials have also been successfully demonstrated as electrode for supercapacitors using different plasma treatments for their functionalization [paper IV]. An oxygen plasma treatment was performed to open the tips and to functionalize CNTs, the specific capacitance value of 440 F/g are obtained from CNTs [paper IV]. Similarly, by oxygen plasma treatment of electrospun CNFs the specific capacitance of 377 F/g is obtained. The carbon nanomaterials composites are also made and binder are usually used to make composite which add the dead mass to the electrode materials and also closing the pores. The composites are also made without binder, and in this case the carbon nanomaterials are embedded inside electrospun CNFs by electrospinning along with. The CVD grown CNTs were electrospun with polyacrylonitrile to make CNFs and CNTs composite resulting in high specific capacitance of 417 F/g and higher overall conductivity of composite. The conductivity of PAN-CNFS was 0.86 S cm⁻¹ and increased to 8.82 S cm⁻¹ on making composite with CNTs.

In paper V, the carbon nanomaterials composites are made by directly growing VACNTs on electrospun CNFs. The direct growth provides the metallic contact between of CNTs and electrospun CNFs which could potentially reduce the Ohmic resistance of the electrode mate-
rial. The fabrication of the CNTs is a quick and cost effective two steps process described in detail in the paper V. Tunneling electron microscopy (TEM) is conducted for detailed characterization and described in the paper, Figure 29a. The CNTs are multiwalled and number of walls varies between 3 and 8, Figure 29b. The catalyst particles exist inside the CNTs and located at the tip on most of them. The capacitance from the composite was low around 20 F/g which might be due to electrolyte-phobicity of the composite materials. The composites was treated with the mixture of nitric and sulfuric acid to etch the catalyst particle. The treatment opens the tips of CNTs providing more surface area and also turned the composite into electrolyte-philic by introducing oxygen groups on the CNTs.

Figure 29. TEM images of CNTs grown on CNFs a) CNTs b) walls of CNTs [paper V].

The electrical conductivity of composite is 15 times better than only CNFs, and the surface area and thus the specific capacitance improve 3 times and 2 times [paper V]. The energy density and power density of composite materials is also high. The energy density is close to highest predicted value of the supercapacitor as shown in Ragone plot, Figure 12.

The generation of 3D electrodes can advantageously be generated by depositing catalyst in liquid form and, catalyst nanoparticles are usually dispersed in liquid polymer for this purpose. In [paper VIII], the catalyst is deposited in nanoparticles form using different polymer-Pd nanoparticle solutions. The size of the nanoparticles is in the range of 2.3 to 8.8 nm. The deposition is performed by spin coating which is quick and low cost method, and does not need expansive cleanroom environment.

The properties of the CNFs grown using nanoparticles and metal catalyst have been shown to be as suitable as the one grown from metal films for supercapacitor applications using cyclic voltammetry. The cyclic voltammograms (CV) curve of both types of CNFs are fairly rectangular showing the good EDLC behavior, Figure 30. However, CV curves of nanoparticles grown CNFs show more rate limited behavior which might be due to more resistive contact between CNFs and underlayer.
Figure 30 Cyclic voltammograms of CNFs grown at a) different temperatures using Pd film. b) 550 °C using different concentrations of Pd nanoparticles [Paper VI and VII].

The areal specific capacitance (per foot print area) proposed on-chip supercapacitors based on VANCNs grown at different temperatures are shown Table 5 and Table 6. The higher capacitance of CNFs grown at high temperature and with high concentration of Pd catalyst is due to the higher surface area by the longer and denser CNFs. The cyclability test showed that the CNFs retained 80% of its capacitance even after 1000 cycles.

<table>
<thead>
<tr>
<th>Growth Temperature (°C)</th>
<th>Length (µm)</th>
<th>Diameter (nm)</th>
<th>Capacitance at 10 mV/s (mF)</th>
<th>Specific Capacitance at 10 mV/s (pF/µm²)</th>
<th>Csp (pF/µm²) at 50 mV/s</th>
<th>Csp (pF/µm²) at 100 mV/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bare chip</td>
<td>3</td>
<td>88</td>
<td>4</td>
<td>55</td>
<td>35</td>
<td>29</td>
</tr>
<tr>
<td>390</td>
<td>5</td>
<td>21</td>
<td>5</td>
<td>63</td>
<td>35</td>
<td>27</td>
</tr>
<tr>
<td>450</td>
<td>8</td>
<td>30</td>
<td>5.5</td>
<td>70</td>
<td>46</td>
<td>39</td>
</tr>
<tr>
<td>500</td>
<td>20</td>
<td>47</td>
<td>6.4</td>
<td>82</td>
<td>51</td>
<td>40</td>
</tr>
</tbody>
</table>

Table 6. Properties of CNFs grown using different concentrations of Pd nanoparticles and specific capacitance mF cm⁻² (footprint area) at 10 mV s⁻¹ scan rate. [Paper VII]

<table>
<thead>
<tr>
<th>PVP:Pd</th>
<th>Growth temperature (°C)</th>
<th>Weight (g)</th>
<th>Length (µm)</th>
<th>Specific Capacitance (mF cm⁻²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>38:1</td>
<td>550</td>
<td>0.0000528</td>
<td>14</td>
<td>1.001</td>
</tr>
<tr>
<td>18:1</td>
<td>550</td>
<td>0.0002448</td>
<td>9</td>
<td>3.915</td>
</tr>
<tr>
<td>9:1</td>
<td>550</td>
<td>0.000916</td>
<td>5</td>
<td>9.014</td>
</tr>
</tbody>
</table>

The specific capacitance is higher than silicon trench base on-chip solid state capacitance offered by IPDiA [10] but the response is slower due to lower mobility of ions of the electrolyte and also does corrosion of the metal. Moreover the encapsulation of aqueous electrolyte base supercapacitor is a challenge because the leakage of the electrolyte will create short circuit between other devices on the chips and also destroy them by chemical reaction. Yet, the encapsulation limitation excludes the possibility to build aqueous electrolyte based supercapacitor directly on the on the CMOS chip.
3.2.6. Coin-cell supercapacitor

Supercapacitors can provide high power density but low energy density as shown in Ragone plot, Figure 12, and substantial research is currently performed to enhance the energy density. The low energy density of current supercapacitors prevents them to be an independent energy storage device. Nevertheless they can be used in parallel with the battery to provide peak power and can be charge via ordinary power of the battery. In this way, the life of the battery can be enhanced. The coin-cell is the industrial adopted energy storage packaging and hence by replacing battery material with the carbon nanomaterials the coin-cell supercapacitor can be made [163].

Supercapacitors packaged as a coin-cell was demonstrated [paper IX] made of activated non-stacked reduce graphene oxide applied on aluminum current collector using a binder as electrode material and 1 M TEABF₄ as an electrolyte. The capacitance of coin-cell was 147 mF however the sum of Ohmic and charge transfer resistance was high (15 Ω) [164]. The composited of activated carbon, carbon black (acetylene black), graphite, and poly(vinylidene fluoride-co- hexafluoropropylene) were used as electrode material and [BMIM+][BF₄−] as electrolyte to make coin-cell supercapacitor giving high areal capacitance value 45 µF/cm² however the ESR was around 1 kΩ [165]. The Graphene nanosheet were also grown directly on current collect at 1000 °C and the volumetric capacitance of values were 53 F/cm³ and 50 F/cm³, in 6 M KOH and 1 M TEABF4/AN electrolyte respectively [166].

An approach to integrated CNFs for enhanced performance of supercapacitor packed as coin-cell is presented in [paper IX], the VACNFs based coin-cell supercapacitor were made in which CNFs grown directly on current collector using DC-PECVD process are used as electrode materials and ion liquid as electrolyte. The CNFs growth process was done in two steps such deposition of catalyst and growth of CNFs which does not involve any binder and complex chemical processing. Finally the assembly of coin-cell was performed in standard way as shown in the Figure 31a, and the complete coin-cell device is shown in Figure 31b. The catalyst to grow CNFs was deposited by spin coating method [paper VII] which is quick and low cost deposition method thus making the entire process industrially applicable.

The capacitance of the coin-cell supercapacitor is 5.6 mF which 17 times more than the capacitance of the coin-cell without CNFs showing the considerable contribution of the CNFs in energy storage. In addition, the fabrication process is economically favorable and quick. The ESR value was very low below 2 Ω due to direct growth of CNFs providing metallic contact with current collector. The power density values of up to 1 W/cm² can be realized which have potentially application in electronics which will be discussed in next chapter.
3.3. On-Chip capacitor

To comply with miniaturization and high performance demand from electronic devices more devices are packed on small area which also leads to have more efficient energy storage on the chip. The energy sources can be used to compensate the energy turbulence from the existing power source or can independently be used to power up the on-chip devices. This section deals with the fabrication and characterization of two types of passive on-chip integrated energy storage components based on VACNFs; a 3D solid state parallel plate capacitor and an interdigitated supercapacitor based on Sol-gel electrolyte. These capacitors can be used as decoupling capacitor and RF filter. The particular voltage or capacitance can be tuned by connecting these capacitors in parallel or series format.

The future compact and smart electronic devices trend is challenging for semiconductor industry and the industry is handling these challenges in two different ways by enhancing the performance of the CMOS chip and by efficient packaging. The performance of the CMOS chip is enhanced by increasing the density of active devices as predicted in the Moore’s law and by replacing on-chip discrete component with more efficient ones. The packaging is enhanced by using system on Package (SIP), package on package (POP) technique and finally moving to 2.5D and 3D packaging technology by introducing silicon interposer and through silicon via (TSV) technology. The passive capacitors with high specific capacitances are required in the closed vicinity to efficiently power up devices on the chip by keeping the package as small as possible. For this purpose the capacitor are built on the CMOS or on the interposer close to the chip. The supercapacitors are the best candidate to get high specific capacitance as shown in Ragone plot which require high surface area of the electrode. Different carbon nanomaterials based flexible and on-chip micro-supercapacitors are already proposed in which the electrode materials are deposited using electrodeposition, 3D printing requiring long fabrication procedure. The CMOS compatible process fabrication is required to make supercapacitor directly on the chip.

3.3.1. Full solid-state capacitor

On-chip capacitors are both mounted in the closed vicinity of the CMOS chip as a discrete component and integrated directly on the CMOS chip. The integration on CMOS chip helps to avoid the long current path and thus lower impedance at high frequency. High areal specific capacitance (per foot print area) is desirable from a capacitor for its better performance for decoupling purposes. Different types of decoupling capacitor used for 65nm CMOS technology are shown in the Table 7, where the MOS capacitors are made using transistors fabrication steps.

The capacitors have low areal specific capacitance and their fabrication involve extra processing steps. Recently, high capacitance integratable planer and 3D capacitors are commercialized by different companies. IPDiA (now muRata) and Franhaufer made the capacitors of capacitance 0.81-1 pF/µm² in 3D configuration with profile of thickness 100-150 µm. However the capacitors are fabricated by making deep trenches in the silicon which is an expensive and not optimal for serial integration.

In the approach used in [paper III], VACNFs based solid state capacitors intended to integrate on CMOS chip are fabricated using CMOS compatible processes, [paper III]. The VACNFs providing high surface area are grown directly on silicon substrate, Figure 32a, and then conformal coated by very thin layer of dielectric, and both parameter guarantee high specific capacitance. The dielectric can be deposited using different techniques such as LPCVD, PECVD and ALD. The CVD techniques are limited in performance due to low quality of step coverage and control on the film thickness but ALD due to sequential and self-limiting sur-
face reaction characteristics have better control on film thickness and single molecular layer deposition capability provides better conformal coating of nanostructures, Figure 32b.

Table 7: Integrated decap [167]

<table>
<thead>
<tr>
<th>Decap</th>
<th>Unit L (µm)</th>
<th>Unit W (µm)</th>
<th>Area (µm²)</th>
<th>Layout-extracted Cₑ (fF)</th>
<th>Specific caittance (fF/µm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>nMOS</td>
<td>1</td>
<td>0.83</td>
<td>55</td>
<td>500</td>
<td>9.1</td>
</tr>
<tr>
<td>nMOS_25</td>
<td>1</td>
<td>2.29</td>
<td>135</td>
<td>500</td>
<td>3.7</td>
</tr>
<tr>
<td>nMOS_LVT</td>
<td>1</td>
<td>0.82</td>
<td>55</td>
<td>501</td>
<td>9.1</td>
</tr>
<tr>
<td>A_nMOS</td>
<td>1</td>
<td>0.80</td>
<td>61</td>
<td>498</td>
<td>8.2</td>
</tr>
<tr>
<td>pMOS</td>
<td>1</td>
<td>0.91</td>
<td>61</td>
<td>501</td>
<td>8.2</td>
</tr>
<tr>
<td>CMOS</td>
<td>1</td>
<td>0.42</td>
<td>75</td>
<td>493</td>
<td>6.6</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0.42</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MIM</td>
<td>2.01</td>
<td>2.01</td>
<td>1343</td>
<td>507</td>
<td>0.4</td>
</tr>
<tr>
<td>GATED</td>
<td>1</td>
<td>1</td>
<td>73</td>
<td>500</td>
<td>6.8</td>
</tr>
<tr>
<td></td>
<td>0.06</td>
<td>0.06</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B2N</td>
<td>1</td>
<td>1</td>
<td>75</td>
<td>500</td>
<td>6.7</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOM_M1</td>
<td>6.7</td>
<td>0.09</td>
<td>1201</td>
<td>507</td>
<td>0.4</td>
</tr>
</tbody>
</table>

Figure 32. a) VACNFs b) Conformal coating by aluminum oxide dielectric [paper III].

The areal capacitance of about 10-15 nF/mm², have been demonstrated for low profile devices, about 10 µm in height, Figure 33a. Therefore such capacitors can easily be integrated on chip-chip, chip-die and even in between multi die-stack packaging.

A model is also made in the paper III to estimate the area of the VACNFs contributing for the capacitance. The CNFs are assumed as solid cylinders of same diameter and divided into length categories. The total surface area of the CNFs and finally total theoretical capacitance is calculated. From the difference between theoretical and measured capacitance the surface area of CNFs contributing to capacitance is almost 71% of the theoretical surface area. The low areal contribution from CNFs is due to deposition of top metal by sputtering method which does not do the conformal coating of CNFs and it is confirmed by the protruded layer of top metal above the ALD coated CNFs, Figure 33b.
3.3.2. On-chip microsupercapacitor

The gel electrolytes are the strong candidate to provide the packaging challenges faced by liquid electrolyte and are investigated extensively for flexible electronics. The gel electrolyte turn into solid on drying therefore are also called solid state electrolyte. The gel electrolyte performs two tasks; first it works as electrolyte and second it provides the encapsulation to the device potentially eliminating the additional packaging step. The gel electrolytes are composed of polymer gel and aqueous electrolytes and contained 70% of aqueous electrolyte. Recently H₂SO₄/poly (vinyl alcohol) (PVA) bases gel electrolyte are show for flexible electronic on polydimethylsiloxane (PDMS) elastomer [168]. KOH/PVA was also used, and KI was added to introduce psuedocapacitance and to enhance conductivity of electrolyte [169]. However, aqueous electrolyte based gel electrolytes have low voltage window due to low ionization voltage of water. The ionic liquid based gel electrolyte are also explored due to wider voltage window and therefore called Ionogel. The [EMIM][NTf₂]and silica gel based gel electrolyte are used for flexible electronic providing the voltage window of 3V [170].

In paper VIII, VACNFs based interdigitated on-chip micro-supercapacitors are made in which polymer gel based electrolyte is used. The VACNFs are directly grown on the digits of the interdigitated supercapacitor and gel electrolyte is deposited using simple drop casting method. The wettability by electrolyte, Figure 34, in addition to extraordinary electrical, mechanical and high surface area properties, is an important aspect to utilize the high surface area for energy storage. The electrolyte-phobicity prevents the electrolyte to penetrate inside the pores of the electrode materials. The wettability can be enhanced by introducing some surface functional group which will help the adsorption of electrolyte ion on the surface of electrodes. The functional group might add some faradaic redox reactions potentially resulting in 5-10% increase in total capacitance [171]. The functional group can be introduced by wet and dry treatment of carbon nanostructures [172]. In [paper VIII], VACNFs are functionalized using oxygen plasma treatment also ensuring in wetting by the electrolyte.
Like an ordinary battery, the supercapacitors also have freedom in designing for bulk energy storage application but designing options are limited for on-chip energy storage application. The on-chip supercapacitor should be efficient in energy storage and release, and should be low profile. Interdigitated design is used here in which oppositely charged electrodes are placed next to each other at certain gap. This design does not require any separator thus providing low profile and the freedom to vary the gap between the digits. The supercapacitors of this design could comply with different types of packaging especially limited gap stacked-die packaging.

The dimensions of the digit are kept same (3694 µm × 94 µm) but the gaps between the digits is 10, 20, 30, 50 and 100 µm however gap size is same between the digits in a micro-supercapacitor as shown in schematic diagram and SEM image of VACNFs, Figure 35.

The CV curves of interdigitated capacitor made using VACNFs grown at different temperature are fairly rectangular showing the EDLC behavior, Figure 36. The electrode area increases with the decrease in gap between the fingers and the corresponding capacitance also increases, Figure 37. The capacitance retention of 75-82% at higher scan rates is obtained for 390 °C grown samples providing the high rate capability which might be due to low contact resistance of CNFs with current collector as measured in [paper I] and further confirmed by the Nyquist plot given in [paper VIII]. Nevertheless maximum areal specific capacitance of the value 1 mF/cm² is obtained.
Figure 36. CV of CNFs grown at a) 390 °C b) 550 °C

Figure 37. Capacitance retention at different scan rates for CNFs grown at a) 390 °C b) 550 °C [paper VIII]
3.3.3. Modeling of on-chip microcapacitor

The frequency at $45^\circ$ phase angle represents characteristic frequency ($f_0$) and the corresponding time constant ($\tau_0 = 1/f_0$) defined as the minimum time required to discharge the capacitor with more than 50% efficiency [161]. For high frequency application, the response time should be small (high characteristic frequency). The characteristic frequency at particular phase angle is inversely related to the real impedance of the supercapacitor which comes from the current collector, electrodes and electrolyte resistances.

A model to extract the intrinsic performance of the interdigitated supercapacitors and study the contribution and hence limitations in the design by reducing the real impedance the characteristic frequency can be increased [paper VIII]. The equivalent circuit shown in Figure 38, can be numerically analyzed using RF simulator such as keysight ADS. In the circuit, the resistance value $R_2$ between each digit on the connecting line is assumed same because of the same gap size. The resistance between probing pad and first digit is $R_3$, and finally the resistance of each digit is named $R_1$ because of the same dimension of the digits. The capacitance $C_1$ between the digits is also considered same. The device performance is shown to be mainly limited by the serial resistance of the fingers. Minimizing this resistance could increase remarkably the characteristic frequency to 965 Hz and 866 Hz for 390 ºC and 550 ºC grown interdigitated micro-supercapacitors and times constant is about 1 ms.

Figure 38. Equivalent circuit of interdigitated capacitor [paper VIII].
4. Applications of carbon nanostructures

4.1. Electrical component packaging

4.1.1. Solder-based Alternate ACF

Anisotropic conducting film (CNFs) is a technology used for bonding chip to substrate for interconnection. The conventional ACF is an adhesive polymer matrix with conductive particles embedded and usually found in the form of tape or paste [173]. The conducting particles are found in different forms such as pure metal, solder and metal coated polymer balls. The tape is sandwiched between chip and substrate and the contact is made by thermal compression bonding as show in the schematic diagram, Figure 39a. Because of the simple, low temperature and cost effective nature of the ACF assembly process, it has been used for interconnection in technologies requiring low temperature bonding such as chip-on-glass (COG), flex-on-glass (FOG), flex-on-board (FOB), flex on flex (FOF), chip-on-flex (COF) and chip-on-board (COB) due to their fine pitch capability [174], but still have few limitations.

In metal ball ACFs, each bump has a certain density of metal balls to make the low resistive contact between the bump and pad. Upon misalignment, the density of metal balls could potential decreases as shown in the schematic diagram, Figure 39b, resulting in high contact resistance. The metal ball density can be increased by increasing the amount of metal balls in the solder but high metal balls density enhances the probability of short circuiting between the adjacent bumps, Figure 39c [175].

![Figure 39. a) ACF with solder ball embedded. b) Misaligned bumps creating high resistance c) Short circuit by solder ball in ACF membrane. d) Short circuit by solder ball in the paste.](image)

The paste based ACF consists of metal and insulating layer coated polymer balls making them insulating in x, y and z directions. The balls between the bumps burst on compression creating a metallic contact [176] and the rest of the balls behave as insulator due to insulating layer on it. However, the metallic ball could create short circuit between metal and substrate.
bumps when compressed as shown in Figure 39d. Different materials, other than spherical balls and paste, are investigated to enhance the metallic contact between bumps and to reduce the movement of the spherical balls during pressing. Diop et al. made ACF based on vertical Ni fibers instead of spherical metallic balls and got 418 mΩ contact resistance for a 370 μm radius bump [177]. An ACF with embedded metal particles in electrospun nanofibers were investigated nowadays. Suk et al. embedded Sn3.0Ag0.5Cu solder and Ni/Au-coated polymer in nanofibers by electrospinning Nylon 6 which suppress the movement of the balls during resin flow. The contact resistance of solder bump of size of 13 x80 μm was 4.6 mΩ [178]. Similarly, Lee et al embedded insulated conductive particles in PVDF nanofibers and the contact resistance was 500 mΩ for 12x12 μm pads [179]. Moreover, Tao et al. made polimide ACF containing with Cu nanowire [180].

In another approach [paper I and II], VACNFs grown directly on metal pad using CMOS compatible process could provide an alternate for the problem faced by ACF. VACNFs are bonded to solder while rooted on the IC pads making composite materials. The solder-CNFs matrix, studied using TEM, Figure 40a, show that the CNFs trees can extend above the intermetallic solder region.

The solder-CNFs composite could make the metallic contact between the pad and bump, and the compressive strength of the VACNFs would guarantee the significant reinforcement of the solder bump, in addition to preventing the deformation and slipping out of the solder from the pad, Figure 40b.

![Figure 40. a) State of the art image [145] b) Schematic diagram, of solder-CNFs matric bump.](image)

Embedding VACNFs into polymer [paper II] could also provide a type of ACF film, with dual purpose. Primarily, it removes risk for lateral conduction and removes the need of alignment [181]. Secondly, CNFs- polymer can be used for flip-chip bonding when the soldering is not possible due to non-solder friendly surface or the surface which cannot bear high soldering temperature. The interconnects made by bonding polymer coated CNFs and copper pillar are shown in the Figure 41. The copper pillars are attached to the CNFs tip and no connection exists in lateral direction.
4.1.2. Decoupling and energy storage

The numbers of active devices on the CMOS chip are increasing due to on-going miniaturization of features (transistors) and the switching frequency of these devices is also increasing. The simultaneous switching of the active devices at high frequency draws larger current at high frequency which is difficult to handle for the power supply resulting in delay of power or power supply fluctuations. Moreover, there also exists impedance in the current path connecting power supply and current load due to the Ohmic resistance of the metal and, the inductance because of the change in current at high frequency, Figure 42a. The impedance per unit length of the current path is given by the equation

\[ Z_{sp}(\omega) = r + j\omega l \]

Total impedance = \( Z(\omega) = Z_{sp}(\omega) \times d \)

Where \( r \) and \( l \) are resistance and inductance per unit length of the current path respectively.

The combined effect of power supply delay and extra impedance on the current path results in a voltage drop (fluctuation) at the current load. The performance of active devices is then compromised if the voltage of power supply drops below from certain threshold. The decoupling capacitors are used to suppress the voltage drop at the current load by releasing charge when the voltage at current load drop below tolerable level and get charged during the interval when the power is drawn from power supply, Figure 42b.
The location of the decoupling capacitor both at power supply and load resistance plays a critical role for efficient performance, since the decoupling capacitors should provide the charge to current load and also get charged during relaxation time when the power is drawn from power supply to provide the charge during next switching. Therefore, for best performance the decoupling capacitors should be located closed to the switching circuit within a radius called maximum effective radius. Beyond this radius the decoupling capacitor is not effective due to high resistance and inductance and this radius is decreasing for each new technological node, Figure 43. The target impedance, the maximum impedance of the current path, which give a power ripple lower than the tolerable level of the power distribution network is first calculated using the equation (25)

\[
Z_{\text{target}} = \frac{V_{dd} \times \text{ripple}}{I} \quad (\Omega)
\]

Where \(V_{dd}\) is power supply voltage, ripple is the percentage of the \(V_{dd}\) considered as noise, \(I\) is current.

By using the equation the maximum effective radii is calculated by equation (26)

\[
d_{\text{max}} = \frac{Z_{\text{target}}}{Z_{sp}} = \frac{V_{dd} \times \text{ripple}}{I \times \sqrt{r^2 + \omega^2 l^2}} \quad (26)
\]

Where \(\sqrt{r^2 + \omega^2 l^2}\) is magnitude of the impedance of unit current path [182].

![Graph showing the projection of the maximum effective radius as determined by the target impedance for future technology generations: \(I_{max} = 10\, \text{mA}, V_{dd} = 1\, \text{V}, \) and \(\text{Ripple} = 0.1\, \text{V}\) [182].](image)

The passive MLCC (multilayer ceramic capacitor) capacitor are mounted using surface mount technology on the package beside the die, land side of the package, and land side on the board, Figure 2.
The SMT decoupling capacitors have longer current path making these capacitor less effective. The embedded decap technology is a newer technology, in which the decoupling capacitors are embedded in the package right under the die minimizing the current path [43]. However with further miniaturization, the power supply voltage will decrease further resulting in further decrease in the tolerable fluctuation in the supply voltage. Furthermore, the dimensions of the metal line making the current path will also decrease potentially resulting in increase in the resistance and inductance. In addition, the thin metal line would become more vulnerable to EM due to increase in the current density. Therefore the decoupling capacitors should be placed even closer to the switching devices. The integration of decoupling capacitor directly on CMOS chips is the potential solution of the anticipated problem. The CMOS process based on-chip integrated decoupling capacitors have already been made but have low specific capacitance per unit area and involve many process steps. The specific capacitance of 65 nm CMOS process based capacitor and their specific capacitance are given in Table 7 above. Recently Araga et al. modeled the effect of embedded decoupling capacitor on the silicon interposer close to the switching device as shown in Figure 44 and showed a 42% improvement in the voltage stability [183].

The deep trench on-chip integrated capacitor are also proposed in which 3 µm in width and 240 µm deep trenches are made in silicon using deep etching technique and coated with dielectric and top metal using ALD electrodeposition techniques respectively. The areal specific capacitance of 110 nF/mm² was realized. Recently IPDiA (now Murata) has offered very high specific capacitance (500 nF/mm²) made by trench technology.

The high surface areas carbon nanostructures have been explored to make low profile on-chip energy storage devices such on-chip dielectric based capacitor, and supercapacitor. In dielectric based capacitor, a thin layer of dielectric (Al₂O₃) is deposited on the carbon nanostructure followed by the fabrication of a second electrode giving the capacitance of 25 fF/µm² [184, 185].

![Figure 44. a) Location of decoupling capacitor b) Corresponding performance](image-url)

Figure 44. a) Location of decoupling capacitor b) Corresponding performance [183].
In [paper III], a novel VACNF based on-chip decoupling capacitor directly integrated on active CMOS has been demonstrated, Figure 45. The specific capacitance is ~10 fF/µm². The capacitors are below 10µm in height and made by a CMOS compatible process thus enabling the fabrication on the die and on silicon interposer. The decoupling capacitors can be located close to the switching devices thus giving more freedom to define the maximum target impedance and the effective radii.

![Figure 45. On-chip integrated capacitor.](image)

4.1.3. RF filter

The radio frequency (RF) waves are electromagnetic waves that are in the range around 3 kHz to 300 GHz and are used for the transmission of data for broadcasting television and radio, for wireless communication (mobile phone, wifi and satellite) and radio astronomy, Figure 46. There are many type of communication in a single smart phone such as phone call, wifi to share data link, Bluetooth to provide interface and GPS to determine the location of the phone. The RF filters is used to prevent the interference from the component of the other frequencies. The filter can be made by the combination of lumped components, Figure 47. The low pass filter will ground the high frequency signals through capacitor whereas in high pass filter the low frequency will be stopped by the capacitor and high frequency signals will pass through. As a crude approximation (single pole), the cutoff frequency of filter is calculated using the equation (27)

\[
f = \frac{1}{2\pi RC}
\]

(27)

where R is the resistance and the C is capacitance.
Figure 46. Radio frequency spectrum for communication.

By cascading low pass and high pass filter a band-pass filter can be constructed, Figure 47c. The R1 and C1is a high pass filter which make low cut off frequency and let all the signals above this frequency to pass. The R2 and C2 is a low pass filter which make high cut off frequency and let all the signals below this frequency pass. To work as a decoupling capacitor in portable electronics devices high capacitance and CMOS voltage are required and for to work as rf filter the voltage is more important. Both on-chip integrated capacitor and interdigitated can be used for decoupling capacitor and to get the high required voltage the capacitor are connected in series. For RF filter application the voltage of the integrated capacitor can also be increased by increasing the thickness of the dielectric which will however, lower the capacitance of the capacitor but the high capacitance is not needed for RF filtering.
4.2. Electronics

4.2.1. Internet of Things

The availability of high bandwidth wireless internet at very low cost along with the development of smart hardware such as sensors, gyroscopes, processors, Bluetooth and wifi has enabled the opportunities to monitor the condition of an object or its location and send the signal to a centralized system, which, after processing generates a human readable signal to perform a specific task. Moreover, it has also enabled to perform the daily tasks remotely, e.g. bank or tax office declaration, buying ticket for traveling etc. instead of visiting a specific office. The devices such as smart watches are used for health monitoring, which can send data to centralized servers via internet to doctors who can look at the data anytime and take the necessary actions without the presence of the patient. It is also anticipated the health of organs inside human and animal body will also be monitored in similar ways.

The trend is to continue to connect more and more devices for communication via the internet, hence the denomination Internet of Things (IoT), Figure 48. It is estimated that over 26 billion devices will be connected to internet by 2020 and the market of semiconductor IoT application is expected to reach 30 billion USD in 2019, and there will be over 100 billion internet connections.

The general system requirements for the IoT are low cost, compact, long life, higher performance low power, low energy consumption and able to work independently.

The performance enhancement of existing compact electronics devices will require more micro-devices or sensors including passive device such as high capacity capacitors. However picking and placing the large number of discrete devices with high accuracy will be challenging and time consuming resulting in an additional cost and size of the final product. The integration of small area and low profile but high performance passive devices directly on CMOS chip will fulfill the IoT requirement. Higher density of devices leads to high density of small (below 10 µm) and high aspect ratio CMOS interconnects. However, high density of device gives larger dissipation of heat from the chip resulting in increased in the temperature of the chip. The CNFs technology can provide high density interconnect, capacitors and potential heat sink to dissipate heat, [paper I-III] [26].

For health monitoring of organs in the human being, the devices to be mounted inside the body need to be small in size, self-powered and have long life because it is health hazard and expensive to change the devices inside the body. The on-chip sensors coupled with on-chip
capacitor /supercapacitor and energy harvest can make compact and self-powered health monitoring devices, [paper III, IV and VIII].

4.2.2. Remote control

The remote control is the component used to control the electronic devices or heavy machinery wirelessly from short distance. Primary batteries with limited life-span are used as a power source in the small remote controls. The remote controls of the heavy machinery provide signals continuously during entire working time whereas the remote controls of electronic devices provide signals for a short time such as to change the channel of television or to lock/unlock the car. The remote controls stay idles most of the life time of the battery but keep discharging by leakage current. The recycling of the batteries is very challenging because of the toxic material inside them. The supercapacitors may replace batteries because of their quick charge/discharge, long cycle life up to 1 million and exhibit considerably lower toxicity.

The infrared (IR) light technology is used in the TV remote controls and light emitting diodes (LED) are used to send the signals. The LEDs use ca. 20 mA current and 3 V for transmission and supercapacitors of 3.5 V rated voltage can be used [paper IX]. The supercapacitor coupled with energy harvester is another potential solution. Recently batteryless remote control based on a piezoelectric energy harvester has introduced converting mechanical energy into electricity. The electricity is obtained by pressing the piezoelectric energy harvester embedded inside remote control. The energy obtained from the harvester is 3.5 mJ per press and it can send up to 9 messages [187]. By charging a supercapacitor with few button push on the remote control it can be used like an ordinary battery powered remote.

4.2.3. Portable devices

The portable electronics such as kid’s toys, medical devices, and smart devices such as smart phone, tablets and smart watch are currently power by a battery, Figure 49. The kid’s toys or certain electronics devices, which need to be in the on-state for short interval, waste the battery energy by staying in on-state. Moreover, with the continuous progress in the performance of the portable devices the power demand is also increasing, which will pose a challenge on the current batteries.

The power needed by electronic devices vary depending on their mode of operation, such as signals reception by gps system, transmission of signals from remote control, security system alarm, camera flash etc. The power demand of different devices is illustrated on, Figure 50a. High power drawn from a battery has multiple drawbacks; primarily energy density of the battery decrease with the increase in power delivery and drop more steeply after certain power, Figure 50b. Secondly, the high power pulses are delivered by the battery at the cost of reduced operational life. In fact the batteries have high internal resistance which makes it difficult to supply continuous high power pulses.
Figure 49. Portable devices

Figure 50. a) Power drawn vs devices b) Specific energy behavior with withdrawn power [188].
The supercapacitors are the strong candidate for higher power application and can be used as a power supply for devices needing high power for short working time, [paper IV-V and IX]. Since the supercapacitors have long cycle life it can be a built-in component of these devices and can work till the end of life of the device. Since, supercapacitors have low energy density and therefore cannot be used as an independent power supply for the devices requiring continuous energy, nevertheless, can be placed in parallel to the batteries and provide the peak power to the device. The supercapacitors are quickly recharged from the battery during the time when the devices draw energy from the batteries for ordinary operation. The coupling of the supercapacitor reduces the stress on the battery and can potentially extend the life of the battery [189].

4.3. Supercapacitor for transportation

Due to gradual increase in population the cities are expanding resulting in an increase in road traffic for commuting, which is ultimately increasing the pollution in the city. Environment friendly and sustainable on board energy storage systems are required in addition to smarter design of the vehicles. The park of electric vehicles is growing each year. Today state-of-the-art electrical car models have autonomy of about 500 km with 100 kWh battery pack [190]. The 100 kWh battery has a power of 451 kW operating at 400 V. However, an 85 kWh battery weighs 540 kg and consequently adds an extra weight to the car. Similar energy and power can be obtained with very low weight by using supercapacitor if the higher voltage window (3.5V) ionic liquid electrolytes are used with composite electrode [paper IV, V and IX]. Nevertheless, due to low energy density but quick charging the supercapacitor based busses are used for public transportation in China. These buses are charged at every bus-stop during the loading and unloading of the passenger as shown in Figure 51. The bus needs to be charged after every 3 miles and consumes almost 1.31 kWh energy. Because of low weight of the supercapacitor the buses consume 40% less electricity than electric bus and one tenth the energy cost of a diesel one.

Figure 51. Charging of supercapacitor based bus.
5. Conclusions and outlook

In this thesis, by optimizing the parameters and novel nanoparticle liquid solutions as catalyst, vertically aligned carbon nanofiber (VACNFs) are successfully grown at CMOS process compatible temperature (390 °C) using direct current plasma enhance chemical vapor deposition technique.

The basic electrical and mechanical characterization of the small size and fine pitch bumps made of vertically aligned carbon nanofibers (VACNFs) grown at different temperatures are conducted. The resistivity of individual CNF is directly measured using a novel measurement technique and accurate modeling. The wettability of CNFs to solder is demonstrated for prospective use of CNFs with solder for futures interconnects. The composite solder/CNFs bump demonstrate Ohmic behavior. In addition, polymer coated on-chip VACNFs are proposed as potential alternate of flip-chip solution. On bonding with metal substrate the VACNFs show low Ohmic behavior and high shearing strength superseded the MILx1 standard (about 10 MPa).

Also, integrated on-chip capacitors are realized by conformal coating of dielectric on the VACNFs. The capacitors have high areal capacitance values of 10 nF/mm² and low profile (below 10μm) enabling their integration directly on chip or on the interposer, for 2.5D heterogeneous integration.

The on-chip interdigitated solid state micro-supercapacitor were made using gel electrolyte which turned into solid on drying providing the encapsulation as well. Such micro-supercapacitors also exhibit low profile heights, having specific capacitance (per footprint area) of 10 μF/mm² which can be controlled by controlling the height of the features. Similarly, a coin-cell supercapacitor, a complete energy storage device, is made by directly growing VACNFs on the current collectors by a two steps fabrication and ionic liquid as electrolyte providing larger voltage window giving 5.6 mF capacitance from the entire cell which can be increasing by increasing the density of electrode materials inside.

Also, different carbon nanomaterials were reviewed as electrodes for supercapacitors and it is reported that by opening the tip of carbon nanotubes (CNTs) and utilizing the entire surface area the specific capacitance values of about 440 F/g could be achieved. Novel hybrid CNTs/CNFs composite electrodes were fabricated by direct growth of CNTs on the electrospun CNFs using two steps fabrication and demonstrated the specific capacitance value of 91.6 F/g, which is twice that of the electrospun CNFs (46.5 F/g). The energy density and power density values were 10.28 Wh/kg and 1.99 kW/kg which lie at the high performance region of supercapacitor in the Ragone plot, Figure 12.

On avenue to the future work is about tailoring the integrated capacitor performances for future heterogeneous integration driven by IoT, since the capacitance is not the sole performance criteria for their implementation.

Also hybrid solutions using different novel electrolytes might results in relevant productions for different applications such as wearable or flexible electronics.
Bibliography


[73] Y. B. Zhang, S. P. Lau, L. Huang and M. Tanemura, "Carbon nanotubes synthesized by biased thermal chemical vapor deposition as an electron source in an x-ray tube," *Applied Physics*


[125] A. Gohier, C. Ewels, T. Minea and M. Djouadi, "Carbon nanotube growth mechanism switches


