Encapsulation of graphene in Parylene

Grigory Skoblin, Jie Sun, and August Yurgens
Department of Microtechnology and Nanoscience, Chalmers University of Technology, SE-41296 Gothenburg, Sweden

(Received 5 December 2016; accepted 23 January 2017; published online 3 February 2017)

Graphene encapsulated between flakes of hexagonal boron nitride (hBN) demonstrates the highest known mobility of charge carriers. However, the technology is not scalable to allow for arrays of devices. We are testing a potentially scalable technology for encapsulating graphene where we replace hBN with Parylene while still being able to make low-ohmic edge contacts. The resulting encapsulated devices show low parasitic doping and a robust Quantum Hall effect in relatively low magnetic fields <5 T. Published by AIP Publishing. [http://dx.doi.org/10.1063/1.4975491]

The most common substrate for graphene has historically been an oxidized silicon. The advantage of this substrate lies in the possibility of seeing the graphene flakes after exfoliation. However, SiO$_2$ is highly hydrophilic, which promotes parasitic doping in the graphene. This problem can be partially solved by annealing graphene on SiO$_2$ at high temperatures or by separating graphene from SiO$_2$ by a hydrophobic layer of e.g., hexamethyldisilazane (HMDS). However, sometimes, annealing even reduces the charge-carrier mobility. It is also possible to reduce the doping of graphene devices with UV light illumination, but after some time, the doping returns to the initial state in ambient conditions. All this points to a need for another substrate for graphene.

Nowadays, the best graphene devices are based on encapsulation of graphene in hexagonal boron nitride (hBN). Such devices show a very high mobility and low doping. A great advantage of the hBN-graphene-hBN heterostructure lies in the possibility of fabricating low-resistive one-dimensional (1D) edge contacts to them, avoiding the exposure of the graphene surface to resist. However, it requires a sophisticated technique and high quality hBN which seem to be only available in one laboratory.

Encapsulation of graphene is used to protect it from the local environment and sometimes even from the chemicals used during the lithography process. Different combinations of encapsulating materials can be used, i.e., those still having SiO$_2$ under graphene, in combination with e.g., PMMA or Parylene on top. Epitaxial graphene on SiC can also be encapsulated from the top with PMMA, and the charge-neutrality point can be shifted to zero with UV light or by using discharges.

In this paper we introduce graphene encapsulation in Parylene as a potentially scalable replacement for hBN. Parylene is an oxygen-free polymer with a dielectric constant of the same order as that of SiO$_2$. This polymer can easily be deposited using commercially available systems and is widely used in industry. Importantly, we show that after encapsulating graphene inside Parylene it is possible to fabricate 1D edge contacts, in a similar manner to hBN-graphene-hBN structures. These contacts show a low resistance, which is beneficial for many types of graphene devices. Also, the graphene devices encapsulated in Parylene show low doping and high mobility. The Quantum Hall Effect (QHE) is observed in relatively low magnetic fields (~4–5 T).

Although the CVD graphene is more suitable for scalable device technology, we use exfoliated graphene to start with a well-characterized material and exclude unknown parameters. We use a commercial coating system (specialty coating systems (SCS)) to deposit Parylene (150 nm) on SiO$_2$(90 nm)/Si chips. The overall thickness of the transparent layer is adjusted to yield a high optical contrast for the graphene laid on it, which allows the potentially useful monolayer flakes to be easily identified. In contrast to bare SiO$_2$/Si-substrates, we cannot use oxygen plasma for the last minute cleaning of the surface, since it would partially etch Parylene and possibly result in some residual oxygen at the surface. After flake detection, the samples are immediately covered with another Parylene layer to seal the graphene before subsequent fabrication steps. The contrast of the flakes degrades somewhat due to the second Parylene layer, but still allows for an optical alignment during the lithography step (see Figure 1). The device lithography patterning process consists of two steps: first to define the Hall-bar shape of the device and then to deposit contacts. We use a 370 nm thick layer of e-beam resist ZEP 520A to protect the structure during the relatively long plasma etching needed to etch through both layers of Parylene (150 + 90 nm). The etching of the Parylene/graphene/Parylene structure is

---

**FIG. 1.** Optical image of a graphene flake (marked with arrows) exfoliated on Parylene N (150 nm)/SiO$_2$ (84 nm)/Si before (a) and after (b) the deposition of the top Parylene layer (90 nm). The contrast of graphene is sufficiently high to allow for the optical alignment during device fabrication.
performed in 40 W oxygen plasma at 250 mTorr resulting in an approximate etching rate of 120 nm/min. The contacts to the defined graphene device are fabricated using a bilayer e-beam resist (60 nm of PMMA on top of 360 nm of MMA copolymer), followed by the deposition of three metal layers Cr (1 nm)/Pd (15 nm)/Au (200 nm), which is very similar to what has been used for the original hBN-encapsulated devices. A somewhat thicker layer of gold is used in order to ensure the 240 nm high step coverage. A finished Parylene/graphene/Parylene Hall-bar structure is presented in Figure 2. For some of our devices, the legs have comb structures at the ends in order to increase the length of the edge contacts and therefore reduce their overall resistance.

We have used two types of Parylene, Parylene N, and Parylene C. The difference between the monomer units of these compounds is the presence of a Cl atom in Parylene C (see Figure 3). Both these polymers have similar deposition processes and can be deposited using the same system. The deposition process starts with evaporating Parylene dimer at 160–175 °C, followed by cracking the dimer to monomers at 650–690 °C, and finishes by polymerization on the surfaces of everything in the main chamber, including the samples. The final thickness of the Parylene layer and the deposition rate are controlled by the initial mass of the dimer and the process pressure respectively. We have characterized the surface morphology of both Parylenes deposited on SiO2/Si chips with the aid of an Atomic Force Microscope (AFM). As presented in Figure 4, a bare 84 nm thick SiO2 has a RMS roughness value of 0.27 nm. When a similar chip is covered with 150 nm of Parylene N, the roughness is 2.0 nm, an order of magnitude larger. The films of Parylene C have approximately twice the roughness of Parylene N. We have observed that the roughness depends on the chamber pressure during Parylene deposition. For Parylene N deposited at 16 mbar, the roughness is 4.0 nm, whereas for 12 mbar, it is 2.0 nm. This pressure can be set even lower, but the deposition rate then decreases as well, making the fabrication process excessively long. Most of our samples have been covered with Parylene N at 12 mbar, which appears to be a trade-off between increased roughness and deposition time. We use a highly doped Si base as a backgate electrode to change the charge-carrier type and concentration in graphene.

In Figure 5, we show the channel resistance $R_{xx}$ vs. the backgate voltage $V_g$ for the fabricated devices. The voltage corresponding to the charge-neutrality point for all our devices made with Parylene N does not exceed 10 V, indicating a low background doping of the devices <$3.0 \times 10^{11}$ cm$^{-2}$. This low doping can be explained by the chemical inertness and hydrophobicity of Parylene N. In our case, graphene is exfoliated directly onto the hydrophobic substrate and after that is immediately encapsulated with the top Parylene layer. This minimizes the graphene exposure time to ambient conditions. All the lithography steps are performed after encapsulation, so the graphene is not in contact with anything, but the Parylene during the fabrication process.

On the other hand, we see a significant ($>2.3 \times 10^{12}$ cm$^{-2}$) background doping for Parylene C devices. Unlike Parylene N which has only C and H atoms in its formula, the presence of Cl in Parylene C makes the molecules polar and thereby creates extra doping in graphene. Indeed, Parylene C has recently been found to be a useful piezoelectric material. This also supports the earlier hypothesis, that a good substrate for graphene should not have oxygen or any other strongly electronegative atoms in its chemical formula. For some devices, we have performed annealing in an inert atmosphere at 250 °C in order to produce a possible improvement in the transport properties. As has previously

![FIG. 3. Chemical formulas of Parylenes N (a) and C (b) used for graphene encapsulation.](image)

![FIG. 4. Tapping mode AFM scans of SiO2 (84 nm)/Si (a) and Parylene N (150 nm)/SiO2 (84 nm)/Si (b). The roughness values are 0.27 nm (a) and 2.0 nm (b). The size of both images is $10 \times 10 \mu m^2$.](image)

![FIG. 5. Field-effect curves for Parylene-encapsulated graphene devices at 300 K. The resistance is normalized to the number of squares for each device.](image)
been reported, the charge-carrier mobility can increase after annealing.\textsuperscript{24} In our experiments we observe that if the annealing is done on a finished device, it drastically increases the contact resistance from 1–10 $\Omega$ to more than 100 $\Omega$, rendering the device impractical. However, if the annealing is performed before the lithography process, the final device has the usual contact resistance ranging from 1 to 10 $\Omega$, while the mobility increases. Clearly, it is impossible to measure and compare the properties of the same device before and after annealing.

We estimate the charge-carrier mobility $\mu$ in our devices in two ways, by fitting the $R_{xx}(V_g)$-curves with the model dependence\textsuperscript{25} and/or from the Hall-resistance $R_{xy}$ measurements in a magnetic field. The best value measured for our encapsulated devices is $\mu = 16,000 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ at $T = 2$ K which is still much lower than the $\mu$ reported for hBN-based ones.\textsuperscript{11} We explain this by a significant surface roughness difference between atomically flat hBN flakes and Parylene on SiO$_2$. Nonetheless, we have observed QHE for all the fabricated devices in a magnetic field as low as 4–5 T. In Figure 6, we present a typical 3D-plot of the resistance vs. $V_g$ and the magnetic field $B$, which reveals the well-defined Landau levels and zero-resistance QHE plateaus.

The edge contact resistance between graphene and a metal film can be extracted from the three probe measurements in the QHE regime where the longitudinal resistance turns to be zero.\textsuperscript{26} We get values as low as 14 $\Omega \mu$m which is slightly less than that reported for hBN-encapsulated graphene\textsuperscript{11} and is much lower than the resistance of typical surface contacts.\textsuperscript{27}

We have also performed the critical current measurements for one of the devices, depicted in Figure 7. In this experiment the device is first brought to the QHE regime ($B = 8$ T, $T = 2$ K in this case) and the backgate voltage is then used to zero the device resistance within a Hall plateau. After that, the current is swept upwards from the initial low value. The current value at which the resistance starts to grow significantly is taken as the critical current. It depends on the distance from the nearest edge of the Hall plateau, and has its maximum value around 1 $\mu$A/\mu$m, which is of the same order as previously reported\textsuperscript{28} (see Figure 7).

In summary, we have demonstrated a technology for graphene encapsulation using Parylene, a compound well-established in industry, as a dielectric. We have shown that it is possible to make 1D edge contacts with these structures. The contacts have a low resistance comparable with the values reported for state-of-the-art hBN-encapsulated graphene. Our devices show a high charge-carrier mobility and low doping, resulting in QHE at relatively low magnetic fields. Our encapsulation technique is much easier than when using hBN flakes. This technology can be scaled up for large areas of CVD graphene and allows for the stability of device characteristics.

The financial support provided by the Knut and Alice Wallenberg Foundation is greatly appreciated. We wish to thank A. Kalaboukhov for technical support and N. Lindvall for help with the data analysis.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure6}
\caption{(a) The longitudinal ($R_{xx}$, blue) and Hall ($R_{xy}$, red) resistances as a function of $V_g$ at $B = 8$ T. (b) $R_{xx}(B)$, and $R_{xy}(B)$ at $V_g = -3.6$ V. Note the well-defined plateaus of the QHE. (c) 3D-plot of $R_{xx}(V_g, B)$. The temperature is 2 K. $V_g = 20$ V corresponds to the charge density of $1.4 \times 10^{12} \text{cm}^{-2}$.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure7}
\caption{Critical current measurements for one of the Parylene-encapsulated graphene devices at 2 K and 8 T. The graphene channel width is 3 $\mu$m.}
\end{figure}

\begin{thebibliography}{10}
\end{thebibliography}


See http://scscoatings.com/ for information about various Parylene coatings and their applications in industry; accessed 05 December 2016.


