Improving Data Access Efficiency by Using Context-Aware Loads and Stores

Alen Bardizbanyan  
Chalmers University of Technology  
Gothenburg, Sweden  
alenb@chalmers.se

Magnus Själander  
Uppsala University  
Upplands Väsby, Sweden  
magnus.sjalander@it.uu.se

David Whalley  
Florida State University  
Tallahassee, Florida, USA  
whalley@cs.fsu.edu

Per Larsson-Edefors  
Chalmers University of Technology  
Gothenburg, Sweden  
perla@chalmers.se

Abstract
Memory operations have a significant impact on both performance and energy usage even when an access hits in the level-one data cache (L1 DC). Load instructions in particular affect performance as they frequently result in stalls since the register to be loaded is often referenced before the data is available in the pipeline. L1 DC accesses also impact energy usage as they typically require significantly more energy than a register file access. Despite their impact on performance and energy usage, L1 DC accesses on most processors are performed in a general fashion without regard to the context in which the load or store operation is performed. We describe a set of techniques where the compiler enhances load and store instructions so that they can be executed with fewer stalls and/or enable the L1 DC to be accessed in a more energy-efficient manner. We show that using these techniques can simultaneously achieve a 6% gain in performance and a 43% reduction in L1 DC energy usage.

Categories and Subject Descriptors D.3.4 [Programming Languages]: Processors- compilers, optimization

General Terms Algorithms, Measurements, Performance.

Keywords Energy, Data Caches, Compiler Optimizations.

1. Introduction
Certain CPU operations, such as loads, are more critical than other operations as they may have a greater impact on both performance and energy usage. Even when load instructions result in level-one data cache (L1 DC) hits, they still often cause pipeline stalls due to the loaded register being referenced before the data value is available. An L1 DC access also requires significantly more energy than a register file access since the L1 DC is much larger, is typically set-associative requiring access to multiple ways, and requires both a tag check and data access.

Conventionally a CPU performs a load or a store operation in the same manner each time the operation is executed. However, the most efficient method for performing a memory operation depends on the context in which it is executed. Thus, we propose a hardware/software co-design that provides contextual information for load and store operations so they can be more efficiently executed with respect to both performance and energy usage. We introduce a set of techniques that combines context-aware code generation with new L1 DC access schemes and auxiliary structures so that the execution of load and store instructions can take advantage of the context in which they are executed. The contribution of this paper is that it demonstrates that conventional load and store operations can be enhanced based on information of their context. These enhancements require only minor instruction set and architectural changes and can in exchange bring about substantial improvements in terms of energy usage and performance.

2. Instruction Contexts
A typical CPU performs all data accesses in a general fashion. However, the context of a data access can affect how the L1 DC can be most efficiently accessed. Relevant parameters for the data access context include the size of the displacement from the base register, the distance in instructions from a load to the first use of the register, and whether or not the memory access is strided. Here we describe how the context of a data access can be used to improve the performance and energy usage of load and store operations.

Address Displacement Context:  Conventional CPUs that use a displacement addressing mode always perform the address calculations the same way, by adding a displacement to a base register. For large displacements, the traditional approach should be used, where the effective address is needed to ensure that the correct L1 DC tags and data are accessed. For smaller displacements, however, it is possible to access data more efficiently. We have previously shown that it is beneficial to speculatively access the tag arrays when the magnitude of the displacement is less than half the L1 DC line size [1]. The address calculation is unnecessary when the displacement is zero. During compilation we can detect the displacement size of load and store operations and use this information to access the L1 DC earlier in the pipeline when possible.
Use-Distance Context: Conventional processors utilize set-associative caches to improve hit rate. For loads, the tags and data of all ways are accessed in parallel to reduce the number of stall cycles, as subsequent dependent instructions otherwise would have to wait longer for the loaded value. The disadvantage with this parallel access is that it wastes energy as all data arrays are read, even though the data can only reside in at most one array. In many cases the distance (in instructions) between a load instruction and the first use of the loaded value is long enough for the tags and data to be accessed in a serial (also called phased) manner, which enables loads to only access a single data array. During compilation we can detect the distance from a load instruction to the first use of the loaded value. We can use this distance to determine if the L1 DC can be serially accessed without incurring a stall with a subsequent instruction.

Strided Access Context: There are situations in which the next value to be accessed from the L1 DC is likely to be in the same line as the last time that same load or store instruction was executed. Strided load and store accesses with a stride shorter than half the L1 DC line size can be detected during compilation. This stride information can be stored in a small structure to avoid L1 DC tag checks and to more efficiently access the data.

For the three contexts above, the optimizations can be combined, e.g., by speculatively accessing the tags early when the displacement is small and by serially accessing the tags and data when no stalls will be introduced.

3. HW Enhancements for Loads and Stores

In this section we describe our proposed hardware enhancement for exploiting the context in which a data access is performed to improve the performance and energy usage of load and store operations. While these enhancements are applied within an in-order pipeline where the performance benefits are more obvious, these same enhancements could also be potentially beneficial to an out-of-order processor pipeline.

3.1 Conventional L1 DC Accesses

Figure 1 shows how a conventional N-way associative L1 DC access is pipelined for a load operation. The virtual memory address is generated by adding a displacement to a base address, where the displacement is a sign-extended immediate and the base address is obtained from the register file. In the first stage of the L1 DC access, the data translation lookaside buffer (DTLB), the tag memory, and the data memory are accessed in parallel and the tag from the tag memory is compared to the tag that is part of the physical page number from the DTLB. The next stage selects the data based on which of the \( N \) tags is a match, the retrieved data is formatted (sign or zero extended) for byte and halfword loads, and the data is forwarded to the appropriate unit.

3.2 Basic Definitions

Table 1 describes the various pipeline actions that are taken to perform a memory access as defined in this paper. The address generation (AG) is performed to calculate the effective address. The accesses to all tag arrays (TA) occur in parallel to determine the way in which the data resides. The accesses to all data arrays (DA) also occur in parallel for a load instruction to avoid pipeline stalls. A single data array (DA1) is accessed for a store, which occurs after the tag check has been performed. The first five actions are commonly performed when a load or store instruction is processed in a conventional CPU. The last two actions (TI and SD) access additional state and will be described later, in Section 3.4.1.

![Figure 1: Conventional L1 DC Pipeline Access](image1.png)

![Figure 2: L1 DC Address Fields](image2.png)

Our compiler detects the cases shown in Table 2 for the size of the displacement. A large displacement indicates that a conventional address generation stage is required before the L1 DC tags can be accessed. A small displacement implies that the L1 DC tags can be speculatively accessed using the L1 DC index field from the base register value with a high likelihood of success since it is unlikely that adding the displacement will affect the L1 DC index field of the effective address. A zero displacement means that address generation altogether is unnecessary.
Table 3: Cases for Pipelining Non-Strided Load Accesses

<table>
<thead>
<tr>
<th>Case</th>
<th>Pipeline Stage Actions</th>
<th>Requirements</th>
<th>Benefit</th>
</tr>
</thead>
<tbody>
<tr>
<td>L0</td>
<td>AG TA+DA DC1 DF</td>
<td>Disp 1-3</td>
<td></td>
</tr>
<tr>
<td>L1</td>
<td>TA+DA DF</td>
<td>zero 1-2</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>TA AG TA+DA DA1 DF</td>
<td>zero &gt; 2</td>
<td>1 DA</td>
</tr>
<tr>
<td>L3</td>
<td>AG TA DA1 DF</td>
<td>small 11 &gt; 3</td>
<td></td>
</tr>
</tbody>
</table>

3.3 Enhancements for Non-Strided Accesses

We support four different ways of accessing the L1 DC for loads when the stride is either too large to exploit (greater than one half of the L1 DC line size) or is unknown. The four cases are depicted in Table 3. The EX stage is where a conventional integer operation is performed, the DC1 and DC2 stages represent the conventional first and second cycles to access the L1 DC, and the DC3 stage represents one additional cycle to access the L1 DC. In general, our highest priority is to avoid pipeline stalls and our secondary priority is to perform the memory access in the most energy-efficient fashion.

**Case L0**: The CPU accesses the L1 DC in the conventional manner for loads. The CPU accesses all the tag arrays (TA) and data arrays (DA) in the DC1 stage. In this default situation, the displacement (Disp) is large, which means a speculative tag access is not possible, and the loaded register is referenced in one of the following three instructions (Dep Inst). A one-cycle stall is avoided by accessing all the tag and data arrays in parallel. Note that the benefits of all the remaining cases for load instructions are expressed relative to this default case.

**Case L1**: The CPU accesses both the L1 DC tag arrays (TA) and data arrays (DA) in the EX stage. The requirements for this case are that 1) the displacement is zero and 2) the loaded register is referenced in the first or second instruction after the load. The CPU can access the L1 DC early using the address in the base register since the offset is zero making the address known before the EX stage is entered. The CPU accesses both the tag and data arrays in parallel, since the pipeline would stall an extra cycle if the L1 DC data array is accessed in the following cycle. Figure 3 shows an example of how case L1 can avoid a stall cycle.

**Case L2**: The CPU accesses the tag arrays (TA) in the EX stage and a single data array (DA1) in the DC1 stage to reduce energy usage. One set of requirements for this case is that 1) the displacement is zero and 2) the loaded register is not used in the two following instructions. Here, there would be no execution time penalty and only a single data array (DA1) is accessed, which is in contrast to case L1. A different set of requirements for case L2 is that 1) the displacement is small and 2) the loaded register is used in one of the following three instructions. With a small displacement the CPU can speculatively access the tag arrays in parallel with the address generation (AG) in the EX stage. However, the line offset is not known so the data arrays cannot be accessed in the EX stage. A single data array is therefore accessed in the DC1 stage, as depicted in Figure 4.

**Case L3**: The CPU accesses all the tag arrays (TA) in the DC1 stage and a single data array (DA1) in the DC2 stage; given that 1) the displacement is nonzero and 2) the loaded register is not used in the following three instructions. The CPU is guaranteed not to stall, since there are no dependent instructions in the pipeline, and energy usage is reduced due to the access of only a single data array. The advantage of case L3 over case L2 for small displacements is that there can be no speculative tag access failure.

We support two different ways of accessing the L1 DC for stores when the stride is either too large to exploit (greater than one half of the L1 DC line size) or is unknown. The two cases are depicted in Table 4. Note that all store operations are required to access the tag arrays (TA) before accessing the single data array (DA1) since the tag check must match for the data to be updated.

**Case S0**: The displacement is nonzero and the store operation accesses the tag arrays (TA) in the DC1 stage, which is how stores are conventionally processed.

**Case S1**: The displacement is zero, which enables the store operation to access the tag arrays (TA) in the EX stage, which may help to avoid subsequent structural hazards. Normally store operations are considered less critical than loads as a value stored to memory is not typically used in the instructions that immediately follow the store. Thus, speculative accesses to the tag arrays are not performed when the displacement is small since a speculation failure would require accessing the tag arrays a second time.

---

<table>
<thead>
<tr>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>large</td>
<td>The displacement magnitude is greater than half the line size.</td>
</tr>
<tr>
<td>small</td>
<td>The magnitude of a nonzero displacement is less than or equal to half the L1 DC line size.</td>
</tr>
<tr>
<td>zero</td>
<td>The displacement is zero.</td>
</tr>
</tbody>
</table>

Table 2: Memory Access Displacement Sizes

Figure 3: Example of Case L0 Replaced by Case L1

\[
\begin{align*}
\text{r} \left[2\right] & \rightarrow \text{M} \left[\text{r} \left[4\right] + 4\right]; & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\text{r} \left[3\right] & \rightarrow \text{r} \left[3\right] + \text{r} \left[2\right]; & \ldots & \ldots & \text{ID} & \text{AG} & \text{TA+DA} & \text{DF} & \ldots \\
\end{align*}
\]

Figure 4: Example of Case L0 Replaced by Case L2

\[
\begin{align*}
\text{r} \left[2\right] & \rightarrow \text{M} \left[\text{r} \left[4\right] + 4\right]; & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\text{r} \left[3\right] & \rightarrow \text{r} \left[3\right] + \text{r} \left[2\right]; & \ldots & \ldots & \text{ID} & \text{AG+TA} & \text{DA1} & \text{DF} & \ldots \\
\end{align*}
\]
3.4 Enhancements for Strided Accesses

Strided accesses with a stride shorter than half the L1 DC line size have a high probability of accessing the same cache line more than once. The compiler can convey information regarding such strided accesses to the CPU. By retaining a small amount of additional state we can then directly access the cache line without any parallel tag or data accesses.

Figure 5 shows an example of a strided memory access that is followed by an increment to the base register in a loop. Figure 6 shows an example of a sequence of memory accesses whose addresses vary by a constant stride, which commonly occurs in the prologue or epilogue of a function for saving and restoring registers, respectively. The compiler can convey information regarding strided accesses to the CPU so that more efficient data accesses can occur by retaining a small amount of additional state.

3.4.1 The Strided Access Structure

We introduce a strided access structure (SAS) that is used to maintain information about load or store instructions that the compiler determines have a strided access. Figure 7 shows the information that is stored in the SAS. The V bit indicates if the entry information is valid. The L1 DC tag and L1 DC index fields contain the virtual tag and physical index, respectively, associated with the L1 DC line (see Figure 2). The L1 DC way indicates in which way the associated L1 DC line resides. The L1 DC index and L1 DC way enable the CPU to check if the L1 DC line being accessed by the current load or store operation matches the L1 DC line information stored in the SAS. The PP field contains page protection bits from the DTLB.

Prior work has shown that it can be beneficial to always read as much data as possible from the L1 DC even if the requested data is narrow [2], e.g., reading a double word when only a byte is requested. Additional data were stored in a separate associative structure that is checked on subsequent loads and on a hit the L1 DC access is avoided. During compilation we identify strided accesses that have a shorter stride than the maximum readable data width from the L1 DC, such as iterating over a character array. The data is then stored in the SAS and subsequent strided accesses can access the much smaller SAS instead of the L1 DC. Figure 7 shows in bold the additional information that is stored in the SAS to support this type of strided accesses. The data valid (DV) bit indicates that the data stored in the SAS is valid. The word offset field contains the higher-order bits of the line offset (see Figure 2) identifying the data word of the L1 DC line that is stored in the SAS. The strided data (SD) contains a copy of the data identified by the word offset. The DV bit is needed as a data value is not fetched from the L1 DC on a store with a word mismatch.

We store virtual tags in the SAS, which enables the processor to avoid accessing the DTLB when the SAS entry being accessed is valid. It is easier to address the problems of using virtual tags in the SAS than in a much larger L1 DC. Synonyms (multiple virtual addresses mapping to the same physical address) can lead to problems after processing stores as there can be different values associated with the same location. Synonyms can be handled by invalidating other SAS entries that have the same L1 DC way and index when a new entry is allocated. Homonyms (one virtual address mapping to multiple physical addresses) can be resolved by invalidating all the SAS entries on a context switch, which is simplified due to using a write-through policy between the SAS entries and the L1 DC. The PP bits obtained from the DTLB when an SAS entry is allocated are used to ensure the data is properly accessed. L1 DC evictions due to L1 DC line replacements or multiprocessor cache coherency invalidations can be invalidated in the SAS by checking the L1 DC way and index stored in the SAS entries as the SAS is strictly inclusive to the L1 DC. Likewise, all the SAS entries should be invalidated when a page is replaced.

3.4.2 Strided Access Cases

We support four different accesses for loads with a stride less than or equal to half the L1 DC line size, as depicted in Table 5. A stride less than or equal to half the L1 DC line size means that the line is likely to be referenced at least twice. Invariant address references are viewed as having a stride of zero. The SAS tag and index (TI) pipeline action indicates that the tag and index from the SAS are compared against the tag and index of the memory address referenced. The SAS data (SD) pipeline action indicates that the data in the SAS is accessed and the appropriate value is extracted. The width of L1 DC is the number of bytes that can be transferred between the L1 DC and the CPU in one access, which is assumed to be 4-bytes in this paper. Only the last two cases access the data in the SAS, which occurs when the stride is less than or equal to half of the size of a word since it is likely that the data word in the SAS will be referenced at least twice. The benefits listed in the table are again relative to case L0, which is the conventional method for pipelining loads.

Case L4: The CPU checks the SAS tag and index (TI) field and a single data array (DA1) is accessed in the EX stage as the displacement is zero. The data array is speculatively accessed as there is a dependence in the next two instructions that would cause a stall. The benefits are that DTLB and tag array (TA) accesses are avoided, only one data array (DA1) is accessed, and one stall cycle is avoided.

Case L5: The CPU accesses a single data array (DA1) after the SAS tag and index (TI) check. This sequence of pipeline actions occurs when the displacement is zero and the loaded register is not used in the next two following instructions. Accessing the data array one cycle later will not cause a stall in this case and the data array will not be unnecessarily accessed if the SAS tag or index do not match. The same sequence occurs when the displacement is not zero as the data array cannot be accessed in the EX stage since
the line offset has not yet been calculated. Note the tag and index comparison will occur near the end of the cycle after the address generation (AG) has been completed. The benefits are that DTLB and tag array (TA) accesses are avoided and only one data array (DA1) is accessed.

**Case L6:** The CPU checks the SAS tag and index (TI) field is checked on each access to the strided access structure. It is possible that the SAS tag and index will match, but the SAS data (SD) value is extracted and formatted (DF) in the DC1 stage. This case is applied either when the displacement is zero and the next instruction does not use the loaded register, or when the displacement is not zero as the SAS data (SD) cannot be accessed in the EX stage since the offset is not known at that time. The benefits are that DTLB and tag array (TA) accesses are avoided, no data arrays are accessed, and two stall cycles are avoided.

**Case L7:** The CPU checks the SAS tag and index (TI) field in the EX stage, and the SAS data (SD) value is extracted and formatted (DF) in the DC1 stage. This case is applied either when the displacement is zero and the next instruction does not use the loaded register, or when the displacement is not zero as the SAS data (SD) cannot be accessed in the EX stage since the offset is not known at that time. The benefits are that DTLB and tag array (TA) accesses are avoided, no data arrays are accessed, and the data is obtained one cycle early, which in some cases may avoid a stall.

It is possible that the SAS tag and index will match, but the SAS word offset does not match in cases L6 and L7. If so, then the data will be accessed from the data array in a manner similar to case L5. Likewise, it is possible that the SAS tag or index will not match for any of the cases in Table 5. In these situations the data will be accessed from the L1 DC in a manner similar to case L0 to ensure stalls are minimized.

We support two different accesses for stores with a stride less than or equal to half the L1 DC line. The two cases are depicted in Table 6. In case S2 the data value is not written to the SAS, while in case S3 it is. Both cases have the benefits of not accessing the DTLB and the tag arrays (TA) and completing the store operation one cycle earlier than a conventional store. These benefits can reduce memory usage and may help to avoid structural hazards.

The L1 DC data array is updated on each store instruction to ensure consistency with SAS data. Each conventional store instruction also requires an associative check of the tag, index, and offset stored in all valid SAS entries so that any entry that matches will have its data field updated. This capability is possible since the SAS consists of only a few entries and is implemented in flip flops. To avoid aliases in the structure, a strided access entry is invalidated when it matches the L1 DC tag and index of a different entry being allocated. Strided access entries that match an L1 DC line being evicted are also invalidated.

### Table 5: Cases for Pipelining Strided Load Accesses

<table>
<thead>
<tr>
<th>Case</th>
<th>Pipeline Stage Actions</th>
<th>Requirements</th>
<th>Benefits</th>
</tr>
</thead>
<tbody>
<tr>
<td>L4</td>
<td>TI+ DA1</td>
<td>zero; 1-2</td>
<td>no DTLB + no TA + 1 DA + avoid 1 stall</td>
</tr>
<tr>
<td>L5</td>
<td>TI</td>
<td>zero; &gt; 2</td>
<td>no DTLB + no TA + 1 DA</td>
</tr>
<tr>
<td>L6</td>
<td>TI+ SD+</td>
<td>zero; 1</td>
<td>no DTLB + no TA + avoid 2 stalls</td>
</tr>
<tr>
<td>L7</td>
<td>TI</td>
<td>zero; &gt; 1</td>
<td>no DTLB + no TA + no DA + 1 cycle early</td>
</tr>
</tbody>
</table>

### Table 4: Enhanced Load and Store Compilation

A number of compiler optimizations are required to support the enhanced loads and stores described in this paper. First, the compiler uses the algorithm shown in Figure 8 to allocate memory references to the SAS entries shown in Figure 7 for the cases depicted in Tables 5 and 6. Conventional basic induction variable analysis is used to determine strides at compile time. Strided references with a stride that is less than one half of the L1 DC line size are allocated starting with the innermost loops first. Note that invariant address references are treated as having a stride of zero.

A reference is merged with an existing entry if it is within one half of a line’s distance of a reference associated with that entry. If there are more entries allocated than are available, then the entries with the most estimated references are selected. Memory references even at the outermost level of a function are allocated when they are detected to likely be in the same line as a previous reference, which is common when multiple registers are saved and restored in the function prologue and epilogue, respectively, as shown in Figure 6. Strided access entries are allocated without regard to which entries may be allocated to references in a called function since the tag and index (TI) field is checked on each access to the strided access structure.

4. Enhanced Load and Store Compilation

A loop-invariant address reference indicates that the address used to access memory does not change in the loop. Note this is not the same as a loop-invariant value. For instance, a global variable could be referenced inside of a loop that contains a function call, which prevents the value of the global variable from being hoisted out of the loop.
FOR each loop level in function
in order of innermost first DO
FOR each strided or loop-invariant load and store
in the loop DO
IF stride <= 1/2 line size THEN
IF reference <= 1/2 line size distance from
another entry for the same loop THEN
Merge the reference with the existing entry;
ELSE
Allocate the reference to a new entry;
ENDIF
ENDIF
IF too many entries THEN
Select the entries with the most estimated references;
ENDIF
ENDFOR
ENDFOR

Figure 8: Algorithm for Allocating Strided Access Entries

basic block containing the load and the maximum number of instructions (three in our pipeline) has not already been encountered. Figure 9 shows an example where the dependent distance between the load and an instruction that uses the loaded register is conservatively calculated to be two instead of three as the branch could be taken. A call or a return instruction can also be encountered before the maximum distance to an instruction with a loaded register is found. In such cases the compiler assumes the distance to the first dependent instruction is four or more instructions.

\[
\begin{align*}
r[2] &= M[r[4]] + 72; \\
L4: & \quad r[3] = M[r[sp]+96]; \\
r[4] &= M[r[sp]+72] + 76; \\
r[5] &= M[r[sp]+8] + 4; \\
\end{align*}
\]

(a) Instructions

| load1 [L3]: | ... | AG | TA | DA1 | DF | ... |
| load2 [L2]: | ... | AG+TA | DA1 | DF | ... |
| load2 [L2]: | ... | AG+TA | DA1 | DF | ... |

(b) Original Classification of Loads

| load1 [L3]: | ... | AG | TA | DA1 | DF | ... |
| load2 [L2]: | ... | AG+TA | DA1 | DF | ... |
| load2 [L2]: | ... | AG+TA | DA1 | DF | ... |

(c) After Reclassifying Load 1

Figure 10: Reclassifying Memory Operations Example

Once all the memory references have been classified, another compilation pass reclassifies memory references that can lead to structural hazards. Consider the example code segment in Figure 10(a). Both load instructions have small displacements and assume they are not strided. The first load has a dependence four instructions later and has been classified as case L3 in Table 3. The second load has a dependence three instructions later and has been classified as case L2 in Table 3. However, classifying these two loads in this manner results in a stall due to a structural hazard for the tag array (TA), one data array (DA1), and data formatting (DF), as shown in Figure 10(b). In this case the compiler reclassifies the first load instruction from case L3 to case L2 as shown in Figure 10(c) to avoid the structural hazard stall. We analyzed all possible pairs of classifications of memory operations in order to determine how to best avoid each structural hazard.

In addition to the required compiler modifications previously outlined, the hardware enhancements of our techniques enable us to perform the following optimization: The compiler hoists a loop-invariant displacement address from a load instruction out of a loop when avoiding the address generation could eliminate a stall or reduce energy usage. For instance, consider the example in Figure 11(a). Each of the load instructions uses a loop-invariant displacement address, as r[sp] is invariant in the loop. Assume these loads are not hoisted out of the loop as these memory references may be updated elsewhere in the loop. Further assume all of the strided access entries have been allocated to other memory references. The first load instruction has a dependence five instructions away, so it is classified as case L3 in Table 3. The displacement address of the first load is not hoisted out of the loop as this will not eliminate a stall or avoid access to the tag arrays (TA) or a data array (DA1). However, the second and third load instructions each has a dependence in the second instruction following the respective load. Because they each has a large displacement value, these two loads are classified as case L0 in Table 3. Assume there is only one available register within the loop. The compiler hoists one of the two loop-invariant displacement addresses out of the loop as shown in Figure 11(b). Since the two displacement addresses use the same invariant base register and the difference between the two is small, the compiler modifies the displacement address of the third load to use the newly allocated register r[8] and the displacement to be relative to the second load’s original displacement. The initial and revised classifications of the second and third loads are shown in Figures 11(c) and 11(d), respectively. The second load that now has a zero displacement is classified as case L1 in Table 3 to obtain the data one cycle earlier to avoid a stall cycle. The third load that now has a small displacement is classified as case L2 in Table 3 to enable accessing only a single data array (DA1), which will reduce energy usage.

| load1 [L0]: | ... | AG | TA+DA | DF | ... |
| load2 [L0]: | ... | AG | TA+DA | DF | ... |
| load2 [L0]: | ... | AG | TA+DA | DF | ... |
| load2 [L0]: | ... | TA+DA | DF | ... |
| load2 [L0]: | ... | AG+TA | DA1 | DF | ... |

(d) Reclassification of 2nd and 3rd Loads

Figure 11: Hoisting Loop-Invariant Displacement Example
5. Conveying Load/Store Context to the HW

There has to be a means of conveying to the hardware the information extracted by the compiler about the context in which a memory operation is performed. We assume an instruction set architecture (ISA) with a displacement-based addressing mode where the load and store instruction formats have the displacement in an immediate field, e.g., the MIPS I instruction format shown in Figure 12(a). One solution to convey the additional information is to restrict the immediate field to use fewer bits and use the remaining bits to encode the necessary information. The higher-order bits of the immediate field in Figure 12(b) are used to indicate the type of enhanced memory reference to perform.

<table>
<thead>
<tr>
<th>bits</th>
<th>bits</th>
<th>bits</th>
<th>bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>5</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>immediate</td>
</tr>
</tbody>
</table>

(a) MIPS Instruction I Format

<table>
<thead>
<tr>
<th>bits</th>
<th>bits</th>
<th>bits</th>
<th>bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>5</td>
<td>5</td>
<td>2+n</td>
</tr>
<tr>
<td>14−n</td>
<td>bits</td>
<td>bits</td>
<td>bits</td>
</tr>
<tr>
<td>opcode</td>
<td>rs</td>
<td>rt</td>
<td>meminfo</td>
</tr>
</tbody>
</table>

(b) Enhanced Load and Store Instruction Format

Figure 12: Instruction Format for Loads and Stores

Table 7 shows how the meminfo field in Figure 12 is interpreted. Two bits are used to identify the type of memory reference depicted in Tables 3 through 6. Note that the instruction opcode indicates whether or not the memory operation is a load or a store. Two bits are needed to distinguish cases L4-L7 since all four cases can have a displacement value of zero and the distance to the first dependent instruction and the stride is unknown when a conventional load instruction is decoded. The remaining n bits indicate which of the 2^n − 1 strided access entries is referenced if a case in Tables 5 or 6 is specified. Note that a value of zero indicates that a case in Tables 3 or 4 is to be used instead. These ISA changes are quite small in comparison to the benefits they achieve.

<table>
<thead>
<tr>
<th>2 bits</th>
<th>Non-Strided Accesses</th>
<th>Strided Accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Entry</td>
<td>Case</td>
</tr>
<tr>
<td>00</td>
<td>00</td>
<td>L0 or S0</td>
</tr>
<tr>
<td>01</td>
<td>00</td>
<td>L1 or S1</td>
</tr>
<tr>
<td>10</td>
<td>00</td>
<td>L2</td>
</tr>
<tr>
<td>11</td>
<td>00</td>
<td>L3</td>
</tr>
</tbody>
</table>

The simulated architecture is an in-order processor with a 3-stage L1 DC pipeline, as shown in Figure 1. The L1 instruction and data caches are 16kB 4-way associative and the translation lookaside buffers (TLBs) have 16 entries. The L1 DC is implemented using two 32-bit wide SRAM banks for each way. This results in an energy-efficient L1 DC implementation; single word accesses only need to probe a single SRAM, while the L1 DC still can handle double word accesses in a single cycle by probing both the SRAMs. Figure 13 shows the L1 DC configuration that is used for the energy estimation. Each way consists of two data banks, which can be independently probed for read operation. Since each of the data way is 4kB for a 16kB 4-way associative cache, we use two 512x32-bit m4 banks for each way. This configuration allows to access double words with the same latence of a single word, while trying to keep the overhead as low as possible for single word accesses, by probing only a single bank for those accesses. The ARM Cortex A7 is an example of an in-order processor that utilizes this type of L1 DC configuration. We have not included the energy overhead of the control logic, which results in slightly optimistic energy savings.

6. Evaluation Framework

We evaluated our techniques in the context of in-order processors, which is a class of processors of growing importance as computational power and energy requirements. In-order processors are common in mobile devices, ranging from sensors to high-end phones, and are showing great promise for data center and scale-out workloads [3].

We used the VPO compiler [4] to implement the optimizations discussed in Section 4. Based on 20 different MiBench benchmarks [5], we used SimpleScalar [6] with a heavily modified load and store pipeline to extract micro-architectural events. We estimated the data access energy based on the number of micro-architectural events and the energy per event. The energy dissipated for the different L1 DC and SAS events (see Table 8) was estimated from placed and routed netlists in a 65-nm commercial process technology at nominal process conditions and 1.2 V.

Note that the presented results are for benchmarks where the run-time library has not been compiled with the presented techniques and it is very likely that both performance and energy would improve if they also would be compiled.

<table>
<thead>
<tr>
<th>Event</th>
<th>Energy (pJ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read tags for all ways</td>
<td>57.3</td>
</tr>
<tr>
<td>Read 32-bit data for all ways</td>
<td>84.4</td>
</tr>
<tr>
<td>Read 64-bit data for all ways</td>
<td>168.3</td>
</tr>
<tr>
<td>Write 32-bit data</td>
<td>20.4</td>
</tr>
<tr>
<td>Write 64-bit data</td>
<td>40.8</td>
</tr>
<tr>
<td>Read 32-bit data</td>
<td>21.2</td>
</tr>
<tr>
<td>Read 64-bit data</td>
<td>42.4</td>
</tr>
<tr>
<td>Compare SAS tag and index (1/3/7 entry)</td>
<td>0.10 / 0.23 / 0.75</td>
</tr>
<tr>
<td>Read SAS word (1/3/7 entry)</td>
<td>0.5 / 1.1 / 3.4</td>
</tr>
<tr>
<td>Write SAS word (1/3/7 entry)</td>
<td>1.8 / 2.4 / 3.2</td>
</tr>
<tr>
<td>DTLB (16 entries, fully associative)</td>
<td>17.3</td>
</tr>
</tbody>
</table>

7. Results

We first varied the number of SAS entries. Note there are actually two separate SAS structures. One structure does not contain data and is used for cases L4, L5, and S2. The other structure does contain data (bold portion of Figure 7) and is used for cases L6, L7, and S3. Figure 14 shows the average effect on L1 DC and DTLB energy when context-aware load and store operations are used and the number of strided access entries is varied from 1, 3, and 7. The energy is normalized to a conventional L1 DC and DTLB when no enhanced operations and no SAS structures are used. As the number of SAS entries is increased, the L1 DC and DTLB energy is reduced since the number of accesses to the L1 DC and DTLB is decreased. However, the difference in L1 DC and DTLB energy when context-aware load and store operations are used and the number of strided access entries is varied from 1, 3, and 7.

We only estimated L1 DC/DTLB/SAS usage energy. While our approach can avoid many address generation additions, this is not included in our energy results.
DTLB energy between three and seven SAS entries is very small, which indicates that three SAS entries for each structure are enough to capture most of the strided references. Also as the number of SAS entries increases, the energy expended by the SAS increases. The 3-entry SAS is the most energy efficient and reduces L1 DC and DTLB energy by 43.5%. Figure 15 shows the average effect on execution time when the number of strided access entries is varied from 1, 3, and 7. The execution time decreases as the number of SAS entries is increased since more loads can potentially avoid stalls (cases L4, L6, and L7). The benefit from avoiding load stalls is partially offset by additional instructions that are executed when large displacements can no longer fit in load and store instructions, as depicted in Figure 12. The performance difference between using 3 SAS entries (6.2%) and 7 SAS entries (6.6%) is very little. The remaining results assume 3-entry SAS structures, which are very small and occupy only about 3% of the L1 DC area.

The proposed instruction format has a smaller immediate field compared to the base case that we use for comparison. Our compiler therefore has to constrain the range of the displacement to fit in the format shown in Figure 12(b). The more restricted immediate field has little effect on the number of executed instructions since most load and store displacement values require only a few bits.

![Figure 14: Access Energy](image)

![Figure 15: Execution Time](image)

Figure 16 shows the dynamic frequency of the load and store classifications. About 50% of the loads and 63% of the stores were classified as strided (cases L4 to L7 and cases S2 to S3). About 35% of the loads and 17% of the stores were classified as not strided (cases L0 to L3 and cases S0 to S1). Only about 4% of the loads and 10% of the stores received the default classification of L0 or S0, respectively. However, a significant fraction of the strided classifications (cases L4-L7 and S2-S3) were converted to the default classifications (L0 and S0) at run-time due to not matching the SAS tag+index. Likewise, some strided loads that access data (cases L6 and L7) were converted to not access data (case L5) due to a word offset miss. The portion that was converted is depicted in the bars by the color that matches the color of L0 and S0 or the bottom portion of L5. Note there are no performance penalties for converting to other classifications at run-time since these mis-speculations are discovered before the L1 DC is accessed. We did not compile the entire run-time library, which resulted in 15% of the loads (UL) and 19% of the stores (US) being unclassified and treated as cases L0 and S0, respectively. Note that classifying these additional loads and stores should further improve the energy and execution time benefits.

Figure 17 shows the effect that each classification had on reducing L1 DC and DTLB energy usage as compared to the L0 and S0 default classifications. Cases L7 and S2 had the most impact since they were the most frequently used classifications (see color of bars in Figure 16) and could completely avoid both DTLB and L1 DC accesses. If an SAS structure was not utilized, then cases L2 and L3 would have a more significant impact on energy usage. Note that cases L0, L1, S0, and S1 have no impact on energy, as L0 and S0 are the default classifications and L1 and S1 access the cache early, but in a conventional manner.

Figure 18 shows the impact of the various cases on execution time as compared to the default classifications of L0 and S0. Only L1, L4, L6, and L7 can improve performance. Many of the loads classified as L6 and L7 were converted to L5 loads when the word offset did not match the SAS entry data word. Likewise, a significant percentage of the L4, L6, and L7 loads did not hit in the SAS and were converted to L0 loads. L6 has a higher relative impact on performance than implied by Figure 16 since each reference avoids two stall cycles.

![Figure 16: Distribution of Cases for Loads and Stores](image)

![Figure 17: Energy Gain by Cases](image)

![Figure 18: Execution Time Gain by Cases](image)

Figures 17 and 18 clearly illustrate that not all cases contribute equally to the energy and performance gain. Case L2, L3, L4, and L5 show limited improvements in both energy and performance. One could consider excluding these cases to simplify the hardware implementation and encode the fewer cases more compactly in load and store instructions. Case L7 is responsible for much of the load energy reduction and cases L1, L6, and L7 are responsible for most of the execution time improvement. An alternative instruction encoding could be to use a single bit to encode the nonstrided L0 and L1 and the strided L6 and L7 cases. For a 3-entry SAS, this would mean decreasing the number of bits used to encode the load or store context from four (2+2) to three (1+2) (see Figure 12). Such a decrease could be beneficial for instruction set architectures with more restrictive displacement fields like the ARM instruction set that only has 12-bit displacements for loads and stores.

Figure 19 shows the decrease in DTLB and L1 DC tag array accesses and L1 DC data array accesses. Decreases in DTLB and L1 DC tag array accesses are obtained from hits in the SAS structure (L4-L7 and S2-S3). Decreases in L1 DC data array accesses come...
from accessing 1 of 4 (L2-L5) or accessing 0 of 4 (L6-L7) L1 DC data arrays. On average, 45% of the DTLB accesses and L1 DC tag checks and 38% of the L1 DC data array accesses are avoided.

Figure 20 shows the effect on L1 DC and DTLB energy for each benchmark. The energy reductions varied from as low as 16.8% for dijkstra to as high as 81.1% for a sort with an average of 43.5%. These variations are affected by the context in which the frequent load and store instructions are performed that determined their classification. Since the execution time improvements of our proposed techniques are quite significant the overall CPU energy dissipation will be reduced. However, the energy usage improvements presented in this paper are for the L1 DC and the DTLB only.

Figure 21 shows the effect on execution time for each benchmark. The execution time reductions varied from almost no effect up to 20% with an average of about 6% with every benchmark providing some improvement.

8. Related Work

It is common for level-two (L2) or level-three (L3) caches to sequentially access their tag and data arrays to reduce energy usage [7]. This approach is practical because memory accesses to the L2 and L3 caches are relatively few compared to L1 cache accesses, hence the execution time overhead is low. It has been shown that always sequentially accessing the tag and data arrays for load operations to the L1 DC incurs an unacceptable performance penalty [8].

Many techniques have been proposed to reduce energy in set-associative L1 DCs. Unlike our context-aware techniques, way-prediction techniques have a relatively high performance penalty of several percent [8, 9]. A way cache was used to save the L1 DC way of the last 16 cache accesses in a table, and each memory access performs an associative tag search on this table [10]. If there is a match, then only a single L1 DC way is activated. The energy to access this way cache is likely similar to the energy of accessing a DTLB. In contrast, our strided access structure is much smaller and at most only a single entry is accessed for each load reference. Way halting is another method for reducing the number of tag comparisons [11], where partial tags are stored in a fully associative memory (the halt tag array) with as many ways as there are sets in the cache. In parallel with decoding the word line address, the partial tag is searched in the halt tag array. Only for the set where a partial tag match is detected can the word line be enabled by the word line decoder. This halts access to ways that cannot contain the data as determined by the partial tag comparison. Way halting requires specialized memory implementations that might have a negative impact on the maximum operational frequency.

Witchel et al. propose a hardware-software design for data caches using direct address registers (DARs) [12]. The compiler annotates a memory reference that sets a DAR identifying the accessed L1 DC line and subsequent memory references that are guaranteed to access the same line reference the DAR. The DAR approach is somewhat similar to the approach we use for case L5 in Table 5 as both approaches annotate load and store instructions and store the way in which the data resides to avoid tag checks and n-1 data array accesses for an n-way associative L1 DC. However, the DAR approach requires several compiler transformations, such as loop unrolling and stripmining, to make these guarantees, which can result in code size increases. In contrast, our strided access structure contains a tag and index field to ensure that the entry matches the reference, which enables our approach to potentially avoid more L1 DC tag checks with fewer changes to the compiler. In addition, our techniques also avoid more L1 DC data accesses (L2-L3, L6-L7) and improve performance (L1, L4, L6-L7).

Other small structures have been proposed to reduce L1 DC energy usage. A line buffer can be used to hold the last line accessed in the L1 DC [13]. The buffer must however be checked before accessing the L1 DC, placing it on the critical path, which can degrade performance. The use of a line buffer will also have a high miss rate, which may sometimes increase L1 DC energy usage due to continuously fetching full lines from the L1 DC memory. A small filter (L0) cache accessed before the L1 DC has been proposed to reduce the power dissipation of data accesses [14]. However, filter caches reduce energy usage at the expense of a significant performance penalty due to their high miss rate, which mitigates some of the energy benefits of using a filter cache and has likely discouraged its use. A technique to speculatively access an L0 data cache in parallel with its address calculation was proposed to not only eliminate the performance penalty but also provide a small performance improvement compared to not having an L0 data cache [15]. While this approach does not require any ISA changes, our context-aware
loads and stores approach is simpler to implement in hardware and provides comparable energy and greater performance benefits. A tagless access buffer (TAB) has been proposed to reduce the energy usage of strided access [16] by accessing a compiler managed structure instead of a more expensive L1 DC. However, the use of a TAB requires additional instructions to be inserted and prefetching of data, which results in both greater ISA changes and a more complex hardware implementation than the presented approach.

One proposed scheme, which claims to eliminate about 20% of the cache accesses, always reads the maximum word size even though the load may only be for a byte. The additional data read can then be used in a later memory reference without accessing the L1 DC. However, the use of a TAB requires an associative check of block numbers and word offsets of all the entries in the load queue. In contrast, our approach only requires checking one strided access entry.

9. Future Work

There are several enhancements that could be made to improve the energy and performance benefits of context-aware loads and stores. Compiling the entire run-time library would enable enhancement of more loads and stores, which should improve both energy usage and performance. There are often cases where an SAS entry is allocated in a loop, but is evicted before being accessed again due to a function being called in that same loop. Performing interprocedural analysis would enable different SAS entries to be used, which should result in fewer SAS evictions. The techniques proposed in this paper were evaluated for an in-order pipeline, but they are also potentially beneficial for out-of-order (OoO) pipeline. While it is likely that some of the load stalls can be avoided in an OoO processor, much of the energy benefits from exploiting context-aware loads and stores may be possible. An experimental study is needed to determine how to best apply these techniques within an OoO pipeline and their potential benefits.

Currently the classification of loads and stores is performed after all compiler optimizations have been performed, which includes instruction scheduling. The VPO scheduler attempts to separate loads from dependent instructions as far as possible. One possibility is to integrate the classification of loads and stores with the instruction scheduler in an attempt to order instructions to achieve the most effective classifications.

10. Conclusions

We have demonstrated in this paper that both data access energy and performance can be improved by applying different techniques for memory operations based on the compile-time context in which they are performed. We simultaneously achieved a 6% decrease in execution time and a 43% reduction in L1 DC and DTLB energy usage. Our techniques are relatively simple to implement in a processor, can be achieved without aggressive compiler optimizations, and require only small changes to an instruction set architecture.

11. Acknowledgements

We appreciate the comments provided by the anonymous reviewers of this paper. This research was supported in part by the Swedish Research Council grant 2009-4566 and the US National Science Foundation grants CNS-0964413 and CNS-0915926.

References