CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

The Synchronization Power of Coalesced Memory Accesses

Phuong Ha ; Philippas Tsigas (Institutionen för data- och informationsteknik, Nätverk och system, Datakommunikation och distribuerade system (Chalmers)) ; Otto Anshus
the Proceedings of the 22nd International Symposium on Distributed Computing (DISC 2008), Lecture Notes in Computer Science, Springer-Verlag 2008 (0302-9743 (Print) 1611-3349 (Online)). Vol. 5218 (2008), p. 320-334.
[Konferensbidrag, refereegranskat]

Multicore processor architectures have established themselves as the new generation of processor architectures. As part of the one core to many cores evolution, memory access mechanisms have advanced rapidly. Several new memory access mechanisms have been implemented in many modern commodity multicore processors. Memory access mechanisms, by devising how processing cores access the shared memory, directly influence the synchronization capabilities of the multicore processors. Therefore, it is crucial to investigate the synchronization power of these new memory access mechanisms. This paper investigates the synchronization power of coalesced memory accesses, a family of memory access mechanisms introduced in recent large multicore architectures like the CUDA graphics processors. We first design three memory access models to capture the fundamental features of the new memory access mechanisms. Subsequently, we prove the exact synchronization power of these models in terms of their consensus numbers. These tight results show that the coalesced memory access mechanisms can facilitate strong synchronization between the threads of multicore processors, without the need of synchronization primitives other than reads and writes. In the case of the contemporary CUDA processors, our results imply that the coalesced memory access mechanisms have consensus numbers up to sixteen.

Nyckelord: memory access models, consensus numbers, muticore processors, interprocess synchronization, coalesced memory accesses

Denna post skapades 2008-09-27. Senast ändrad 2009-12-30.
CPL Pubid: 74490


Läs direkt!

Länk till annan sajt (kan kräva inloggning)