CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

CMOS Circuit Speed and Buffer Optimization

Kjell Jeppson (Institutionen för fasta tillståndets elektronik) ; Nils Hedenstierna (Institutionen för fasta tillståndets elektronik)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (0278-0070). Vol. 6 (1987), 2, p. 270 - 281 .
[Artikel, refereegranskad vetenskaplig]

An improved timing model for CMOS combinational logic is presented. The model is based on an analytical solution for the CMOS inverter output response to an input ramp. This model yields a better understanding of the switching behavior of the CMOS inverter than the step-response model by considering the slope of the input waveform. Essentially, the propagation delay is shown to be the sum of the step-response delay and an input dependent delay that may account for as much as 50-100 percent of the total delay. The matching between the ramp input and the characteristic input waveforms is shown to be easily performed for excellent agreement in output response and propagation delay. Even though the short-circuit current is neglected, its influence is shown to be small and may be corrected. As an example, the timing model is used to optimize CMOS output buffers for minimum delay. If the intrinsic output load capacitance is included in the model, the optimum tapering factor is shown to be not e but a value in the range 3-5 depending on process parameters and design style. Also, due to the input dependence of the propagation delay, the last inverter stage in the buffer should have a larger tapering factor than the other stages for minimum delay.

Nyckelord: Semiconductor device modeling, Propagation delay, Analytical models, CMOS logic circuits, Inverters, Timing, CMOS technology, Very large scale integration, Circuit simulation, SPICE

Denna post skapades 2017-01-27.
CPL Pubid: 247793


Läs direkt!

Länk till annan sajt (kan kräva inloggning)

Institutioner (Chalmers)

Institutionen för fasta tillståndets elektronik (1985-1998)


Elektroteknik och elektronik

Chalmers infrastruktur