CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Outphasing combiner synthesis from transistor load pull data

M Pamoin-Gonzalez (GigaHertz Centrum) ; Mustafa Özen (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum) ; Jessica Chani Cahuana (Institutionen för signaler och system, Kommunikationssystem ; GigaHertz Centrum) ; Christian Fager (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum)
2015 IEEE MTT-S International Microwave Symposium (IMS) (0149-645X). (2015)
[Konferensbidrag, refereegranskat]

A novel load-pull based outphasing combiner synthesis approach is developed. The design technique is based on the derivation of combiner network parameters in terms of the optimal load impedances at the peak power level and a pre-defined back-off level. The combiner is then synthesized using transmission lines or lumped element networks. The design technique is verified in a 30 W GaN HEMT outphasing transmitter demonstrator. The prototype presents a power-added efficiency of 50% at 2.1 GHz with 9 dB peak-to-average power ratio (PAPR) 20 MHz LTE signals. The related measured adjacent channel leakage ratio is -51 dBc using a low complexity digital pre-distortion linearization algorithm.

Nyckelord: Outphasing; combiner; efficiency; power amplifiers



Den här publikationen ingår i följande styrkeområden:

Läs mer om Chalmers styrkeområden  

Denna post skapades 2016-01-07. Senast ändrad 2016-03-23.
CPL Pubid: 229998