CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Capacitance arrangement and method relating thereto

Spartak Gevorgian (Institutionen för mikroteknologi och nanovetenskap, Terahertz- och millimetervågsteknik ) ; Anatoli Deleniv (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik) ; Thomas Lewin
(2011)
[Patent]

A capacitance arrangement comprising at least one parallel-plate capacitor comprising a first electrode means, a dielectric layer and a second electrode means partly overlapping each other. A misalignment limit is given. Said first electrode means comprises a first and a second electrode arranged symmetrically with respect to a longitudinal axis, said first and second electrodes have a respective first edge, which face each other, are linear and parallel such that a gap is defined there between. Said second electrode means comprises a third electrode with a first section and a second section disposed on opposite sides of said gap interconnected by means of an intermediate section, which is delimited by a function depending on a first parameter and a second parameter. One of said two parameters is adapted to be selected hence allowing calculation of the other parameter to determine the shape and size of the second electrode means



Denna post skapades 2015-02-28.
CPL Pubid: 213245