CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

A D-Band Keyable High Efficiency Frequency Quadrupler

M. Q. Bao ; Rumen Kozhuharov (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik) ; J. J. Chen ; Herbert Zirath (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik)
Ieee Microwave and Wireless Components Letters (1531-1309). Vol. 24 (2014), 11, p. 793-795.
[Artikel, refereegranskad vetenskaplig]

A D-band frequency quadrupler consisting of two cascaded push-push doublers is designed and manufactured in a 0.25 mu m InP DHBT technology. Each doubler has a Marchand balun implemented by broadside-coupled transmission lines, folded in a rectangular shape. The second balun, operating at a half of output frequency, is located inside of the first one for minimizing the chip size. The frequency quadrupler with a dc power consumption of 47 mW has a maximum conversion gain of 2 dB, and exhibits 12 to 25 dBc rejection ratio of the undesired first to fifth harmonics in the frequency range from 110 to 130 GHz. The quadrupler demonstrates a power efficiency of 10%, which is the highest among published quadruplers, as well as the highest conversion gain and an output power of 5 similar to 7 dBm without using power amplifiers. The chip size is 0.77 mm(2). By switching a cascode transistor, the quadrupler can also be used as an on-off keying modulator.

Nyckelord: DHBT; frequency quadrupler; InP; modulator; on-off keying

Denna post skapades 2014-12-29. Senast ändrad 2017-03-21.
CPL Pubid: 209127


Läs direkt!

Länk till annan sajt (kan kräva inloggning)