CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

A Novel Speculative Pseudo-Parallel \Delta\Sigma Modulator

Jesper Johansson (Institutionen för data- och informationsteknik (Chalmers)) ; Lars Svensson (Institutionen för data- och informationsteknik, Datorteknik (Chalmers))
32rd NORCHIP 2014 p. Article number 7004712. (2014)
[Konferensbidrag, refereegranskat]

We present a novel speculative pseudo-parallel \Delta\Sigma modulator structure, which almost halves the logic depth of the critical path in the pseudo-parallel Hatami structure. Following Hatami, our modulator calculates a block of n consecutive output bits in parallel, and then employs a parallelserial interface to output the bits at n times the modulator clock frequency. We circumvent the block-to-block dependence, which limits the clock speed of the Hatami structure, by speculatively calculating the outputs based on all possible output values of the previous block, and then selecting the correct one. We present cost and performance estimates for an initial implementation of the modulator, synthesized towards an FPGA and an ASIC technology.



Den här publikationen ingår i följande styrkeområden:

Läs mer om Chalmers styrkeområden  

Denna post skapades 2014-10-15. Senast ändrad 2015-02-06.
CPL Pubid: 204262

 

Läs direkt!

Lokal fulltext (fritt tillgänglig)

Länk till annan sajt (kan kräva inloggning)