CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Resource efficient implementation of a 10Gb/s radio receiver baseband in FPGA

Christer M. Svensson ; Zhongxia He (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik) ; Herbert Zirath (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik) ; Lei Bao ; Jingjing Chen
10th FPGAworld Conference - Academic Proceedings 2013, FPGAworld 2013. Stockholm, Sweden; 10-12 September 2013. (2013)
[Konferensbidrag, refereegranskat]

Data-rate of wireless links are increasing fast, particularly when new carrier bands with very high bandwidth becomes available. Utilizing the full bandwidth for a single carrier facilitates very large baud-rates. When the baud-rates approaches or exceeds Gbaud, the implementation of the digital baseband is no longer a simple extension of existing methods. In the present paper we propose a resource efficient implementation of digital baseband for multi-Gbaud rates in a standard FPGA utilizing Xilinx Simulink-based System generator design and verification tool. Copyright 2010 ACM.

Nyckelord: FPGA design, Radio communication baseband

Denna post skapades 2013-11-18. Senast ändrad 2017-03-21.
CPL Pubid: 186930


Läs direkt!

Länk till annan sajt (kan kräva inloggning)

Institutioner (Chalmers)

Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik


Elektroteknik och elektronik

Chalmers infrastruktur

Relaterade publikationer

Denna publikation ingår i:

High Datarate Solutions for Next Generation Wireless Communication