CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Interface between SysML and Sequence Planner Language for Formal Verification

Sathyamyla Kanthabhabhajeya (Institutionen för signaler och system, Automation) ; Joakim Berglund (Institutionen för signaler och system, Automation) ; Petter Falkman (Institutionen för signaler och system, Automation) ; Bengt Lennartson (Institutionen för signaler och system, Automation)
23rd Annual INCOSE International Symposium, Philadelphia, USA, June (2013)
[Konferensbidrag, poster]

This paper presents a method and software for interfacing Systems Modeling Language (SysML) and Sequence Planner Language (SPL). Exchange of information between different software tools is of major interest for modern manufacturing industries from early design to final implementation. SysML, with its structure as a common platform, can then be interfaced with other domain-specific modeling tools to achieve information exchange. This paper presents a method to interface SysML with a recently introduced language for operation sequences called Sequence Planner Language (SPL). By this method, necessary information from behavioral constructs of SysML model are extracted and structured in SPL. This language, being a formal, graphical language,can be used to formally verify the system for any blocking states. An academic and an industrial model developed in SysML are tested using the interface implementation and the results show that information from SysML can be visualized in SPL and formally verified to have no blocking states.



Den här publikationen ingår i följande styrkeområden:

Läs mer om Chalmers styrkeområden  

Denna post skapades 2013-08-11. Senast ändrad 2014-09-02.
CPL Pubid: 181003

 

Läs direkt!

Lokal fulltext (fritt tillgänglig)


Institutioner (Chalmers)

Institutionen för signaler och system, Automation

Ämnesområden

Produktion
Hållbar utveckling
Reglerteknik

Chalmers infrastruktur