CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Benchmarking the Hardware Error Sensitivity of Machine Instructions

Behrooz Sangchoolie (Institutionen för data- och informationsteknik, Datorteknik (Chalmers)) ; Fatemeh Ayatolahi (Institutionen för data- och informationsteknik, Datorteknik (Chalmers)) ; Raul Barbosa ; Roger Johansson (Institutionen för data- och informationsteknik, Datorteknik (Chalmers)) ; Johan Karlsson (Institutionen för data- och informationsteknik, Datorteknik (Chalmers))
Proceedings of the 2013 IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE 9) (2013)
[Konferensbidrag, refereegranskat]

This paper presents the results of an extensive fault injection study of the impact of processor faults that manifest as bit flip errors in instruction set architecture registers and main memory locations. The aim is to investigate if bit errors that propagate to the source registers or memory locations of a given class of machine instructions have a similar probability of generating undetected value failures (i.e., silent data corruptions) for different programs. The results show a fairly large variation in the error sensitivity over different programs for all classes of machine instructions, which indicates that the effectiveness of error mitigation techniques that target specific machine instructions may vary significantly for different programs.

Nyckelord: fault injection, hardware error sensitivity, machine instructions, single bit-flips, soft error.

Denna post skapades 2013-03-11.
CPL Pubid: 174557