CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

TLB and Snoop Energy-Reduction using Virtual Caches for Low-Power Chip-Multiprocessors

Magnus Ekman (Institutionen för datorteknik) ; F. Dahlgren ; Per Stenström (Institutionen för datorteknik)
Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002. ISLPED '02 p. 243-246. (2002)
[Konferensbidrag, refereegranskat]

In our quest to bring down the power consumption in low-power chip-multiprocessors, we have found that TLB and snoop accesses account for about 40% of the energy wasted by all L1 data-cache accesses. We have investigated the prospects of using virtual caches to bring down the number of TLB accesses. A key observation is that while the energy wasted in the TLBs are cut, the energy associated with snoop accesses becomes higher. We then contribute with two techniques to reduce the number of snoop accesses and their energy cost. Virtual caches together with the proposed techniques are shown to reduce the energy wasted in the L1 caches and the TLBs by about 30%.

Denna post skapades 2013-01-15.
CPL Pubid: 170704


Läs direkt!

Länk till annan sajt (kan kräva inloggning)

Institutioner (Chalmers)

Institutionen för datorteknik (2002-2004)



Chalmers infrastruktur