CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Smart technologies for effective reconfiguration: The FASTER approach

M. D. Santambrogio ; D. Pnevmatikatos ; K. Papadimitriou ; C. Pilato ; Georgi N. Gaydadjiev (Institutionen för data- och informationsteknik, Datorteknik (Chalmers)) ; D. Stroobandt ; T. Davidson ; T. Becker ; T. Todman ; W. Luk ; A. Bonetto ; A. Cazzaniga ; G. C. Durelli ; D. Sciuto
ReCoSoC 2012 - 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Proceedings (2012)
[Konferensbidrag, refereegranskat]

Current and future computing systems increasingly require that their functionality stays flexible after the system is operational, in order to cope with changing user requirements and improvements in system features, i.e. changing protocols and data-coding standards, evolving demands for support of different user applications, and newly emerging applications in communication, computing and consumer electronics. Therefore, extending the functionality and the lifetime of products requires the addition of new functionality to track and satisfy the customers needs and market and technology trends. Many contemporary products along with the software part incorporate hardware accelerators for reasons of performance and power efficiency. While adaptivity of software is straightforward, adaptation of the hardware to changing requirements constitutes a challenging problem requiring delicate solutions. The FASTER (Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration) project aims at introducing a complete methodology to allow designers to easily implement a system specification on a platform which includes a general purpose processor combined with multiple accelerators running on an FPGA, taking as input a high-level description and fully exploiting, both at design time and at run time, the capabilities of partial dynamic reconfiguration. The goal is that for selected application domains, the FASTER toolchain will be able to reduce the design and verification time of complex reconfigurable systems providing additional novel verification features that are not available in existing tool flows.


Article number 6322881



Denna post skapades 2012-12-04. Senast ändrad 2016-06-30.
CPL Pubid: 167058

 

Läs direkt!

Lokal fulltext (fritt tillgänglig)

Länk till annan sajt (kan kräva inloggning)


Institutioner (Chalmers)

Institutionen för data- och informationsteknik, Datorteknik (Chalmers)

Ämnesområden

Elektroteknik och elektronik

Chalmers infrastruktur

 


Projekt

Denna publikation är ett resultat av följande projekt:


Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration (FASTER) (EC/FP7/287804)