CPL - Chalmers Publication Library
| Utbildning | Forskning | Styrkeområden | Om Chalmers | In English In English Ej inloggad.

Linearization of Efficiency-Optimized Dynamic Load Modulation Transmitter Architectures

Haiying Cao (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum) ; Hossein Mashad Nemati (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum) ; Ali Soltani Tehrani (Institutionen för signaler och system, Kommunikationssystem ; GigaHertz Centrum) ; Thomas Eriksson (Institutionen för signaler och system, Kommunikationssystem ; GigaHertz Centrum) ; Jan Grahn (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum) ; Christian Fager (Institutionen för mikroteknologi och nanovetenskap, Mikrovågselektronik ; GigaHertz Centrum)
IEEE Transactions on Microwave Theory and Techniques (0018-9480). Vol. 58 (2010), 4, p. 873-881.
[Artikel, refereegranskad vetenskaplig]

In this paper, a detailed linearization procedure for dynamic load modulation (DLM) transmitter architectures is proposed for the first time. Compared with the conventional single-input/single-output digital predistortion (DPD) approach used with traditional power amplifiers (PAs), the proposed linearization scheme is based on a regular memory DPD in combination with an efficiency-optimized static one-to-two mapping inverse model, which constructs the predistorted input signals to the DLM transmitter. The time-alignment issue, which is very important to this dual-input architecture, is also considered. The proposed technique is demonstrated by a 1-GHz 10-W LDMOS PA that employs a varactor-based tunable matching network. A normalized mean square error of $-{hbox {35 dB}}$, and adjacent channel leakage ratio of $-hbox{43 dBc}$ is achieved, with an average power-added efficiency of 53% for a single-carrier WCDMA signal with 7-dB peak-to-average ratio. Finally, it is shown that the time-alignment sensitivity is relaxed when the proposed linearization scheme is used. This means that the overall complexity of the transmitter implementation can be reduced.

Nyckelord: Digital predistortion, dynamic load modulation (DLM), efficiency, linearization, power amplifier (PA), transmitter.



Denna post skapades 2010-04-15. Senast ändrad 2016-08-16.
CPL Pubid: 119802

 

Läs direkt!


Länk till annan sajt (kan kräva inloggning)